Giorgio Di Natale
5
Documents
Présentation
Giorgio Di Natale received the PhD in Computer Engineering from the Politecnico di Torino in 2003. He is director of research for the National Research Center of France at the TIMA laboratory in Grenoble.
His research interests include hardware security and trust, secure circuits design and test, reliability evaluation and fault tolerance, software implemented hardware fault tolerance, and VLSI testing.
Publications
- 3
- 1
- 1
- 1
- 5
- 3
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 2
- 1
- 1
- 1
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
|
Flexible and Portable Management of Secure Scan Implementations Exploiting P1687.1 ExtensionsIEEE Design & Test, 2022, IEEE Design & Test, 39 (3), pp.117-124. ⟨10.1109/MDAT.2021.3117875⟩
Article dans une revue
hal-03370952v1
|
|
Circuit-to-Circuit Attacks in SoCs via Trojan-Infected IEEE 1687 Test Infrastructure2022 IEEE International Test Conference (ITC), Sep 2022, Anaheim, CA, United States. pp.539-543, ⟨10.1109/ITC50671.2022.00068⟩
Communication dans un congrès
hal-03738329v1
|
|
Security EDA Extension through P1687.1 and 1687 CallbacksIEEE International Test Conference (ITC 2021), Oct 2021, Anaheim (CA), United States. pp.344-353, ⟨10.1109/ITC50571.2021.00050⟩
Communication dans un congrès
hal-03629319v1
|
Alternatives to fault injections for early safety/security evaluations24th IEEE European Test Symposium (ETS 2019), May 2019, Baden Baden, Germany. ⟨10.1109/ETS.2019.8791555⟩
Communication dans un congrès
hal-02110119v1
|
|
Reliability of computing systems: From flip flops to variablesIOLTS: International On-Line Testing Symposium, Jul 2017, Thessaloniki, Greece. pp.196-198, ⟨10.1109/IOLTS.2017.8046242⟩
Communication dans un congrès
lirmm-01700744v1
|