Kevin Martin
Maître de conférences - Université de Bretagne Sud
4
Documents
Identifiants chercheurs
- kevin-martin
- 0000-0002-8122-1192
- IdRef : 147602300
Présentation
**Maitre de conférences - Associate Professor**
------------------------------------------------
### **Université de Bretagne-Sud**
Kevin Martin is an associate professor at the Université de Bretagne-Sud, France, in the ARCAD team of the Lab-STICC.
He has received a M.S. in electrical and computer engineering in 2004 and a PhD in computer science in 2010 from the Université de Rennes, France.
His research interests include system-level design and methodologies, CGRAs, memories, custom processors, embedded multi-processor platforms, high-level synthesis, computer-aided design for SoCs and embedded systems.
**Maitre de conférences - Associate Professor**
------------------------------------------------
### **Université de Bretagne-Sud**
Kevin Martin is an associate professor at the Université de Bretagne-Sud, France, in the team MOCS of the Lab-STICC.
He has received a M.S. in electrical and computer engineering in 2004 and a PhD in computer science in 2010 from the Université de Rennes, France.
His research interests include system-level design and methodologies, custom processors, embedded multi-processor platforms, high-level synthesis, computer-aided design for SoCs and embedded systems.
Publications
- 2
- 1
- 1
- 4
- 3
- 1
- 1
- 1
|
The Impact of Cache and Dynamic Memory Management in Static Dataflow ApplicationsJournal of Signal Processing Systems, 2022, 94 (7), pp.721-738. ⟨10.1007/s11265-021-01730-7⟩
Article dans une revue
hal-03606524v1
|
|
ManyGUI: A Graphical Tool to Accelerate Many-core Debugging Through Communication, Memory, and Energy ProfilingDroneSE and RAPIDO '22: System Engineering for constrained embedded systems, Jun 2022, Budapest, Hungary. pp.39-46, ⟨10.1145/3522784.3522791⟩
Communication dans un congrès
hal-03704278v1
|
|
On Cache Limits for Dataflow Applications and Related Efficient Memory Management StrategiesDASIP 2021: Workshop on Design and Architectures for Signal and Image Processing, Jan 2021, Budapest -Online, Hungary. ⟨10.1145/3441110.3441573⟩
Communication dans un congrès
hal-03125551v1
|
Compiling for notifying memories: issues and challenges2019
Autre publication scientifique
hal-02494373v1
|