- 2
- 1
VB
Vincent Beroulle
3
Documents
Présentation
Vincent Beroulle received an Engineer Degree from the National Polytechnical Institute of Grenoble (INPG) in 1996, and a Master's Degree and a Ph.D. in Microelectronics from the University of Montpellier II, respectively in 1999 and 2002. He is currently a Professor at the Grenoble Institute of Technology. He is head of the LCIS laboratory. His main interest concerns the security and safety of complex integrated circuits and systems. In particular, his work deals with fault modeling and fault injection with emulation platforms with a specific focus on IoT and RFID technologies.
Publications
- 1
- 1
- 3
- 3
- 2
- 1
- 1
- 1
VHDL-AMS modeling of an UWB link radio including antennasIEEE International Conference on Electronics, Circuits and Systems (ICECS2007), Dec 2007, Morocco. pp. 570-573
Communication dans un congrès
hal-00377834v1
|
|
Optimisation de la télé-alimentation des systèmes RFID UHF grâce à la modélisation comportementale du lien RF6ème journées d'études Faible Tension Faible Consommation, May 2003, Paris, France
Communication dans un congrès
hal-00378617v1
|
Modélisation des antennes ULB et co-design2006
Autre publication scientifique
hal-00377836v1
|