
BR
Bruno Rouzeyre
194
Documents
Identifiants chercheurs
Présentation
Publications
18
15
8
8
7
7
6
6
6
6
6
6
5
5
4
4
4
4
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
181
121
24
19
18
18
18
17
17
16
14
14
13
12
10
9
9
8
8
8
8
8
7
7
7
7
6
6
5
5
5
5
4
4
4
4
4
4
4
4
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
2
2
2
2
2
2
2
2
2
2
2
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
7
4
2
2
2
1
1
1
1
1
1
1
1
1
1
1
2
3
2
9
14
6
5
11
14
15
12
9
10
8
14
13
9
5
9
8
9
1
1
2
1
1
1
4
3
2
3
1
148
44
2
Publications
|
A Lightweight, Plug-and-Play and Autonomous JTAG Authentication IP for Secure Device TestingETS 2022 - 27th IEEE European Test Symposium, May 2022, Barcelona, Spain. pp.1-4, ⟨10.1109/ETS54262.2022.9810364⟩
Communication dans un congrès
lirmm-03739783
v1
|
|
On Preventing SAT Attack with Decoy Key-InputsISVLSI 2021 - IEEE Computer Society Annual Symposium on VLSI, Jul 2021, Tampa, United States. pp.114-119, ⟨10.1109/ISVLSI51109.2021.00031⟩
Communication dans un congrès
lirmm-03359458
v1
|
|
A Plug and Play Digital ABIST Controller for Analog Sensors in Secure DevicesETS 2021 - 26th IEEE European Test Symposium, May 2021, Bruges, Belgium. pp.1-4, ⟨10.1109/ETS50041.2021.9465480⟩
Communication dans un congrès
lirmm-03305266
v1
|
|
A Secure Scan Controller for Protecting Logic LockingIOLTS 2020 - 26th IEEE International Symposium on On-Line Testing and Robust System Design, Jul 2020, Napoli, Italy. pp.1-6, ⟨10.1109/IOLTS50870.2020.9159730⟩
Communication dans un congrès
lirmm-02995199
v1
|
|
Development and Application of Embedded Test Instruments to Digital, Analog/RFs and Secure ICsIOLTS 2020 - 26th IEEE International Symposium on On-Line Testing and Robust System Design, Jul 2020, Napoli, Italy. pp.1-4, ⟨10.1109/IOLTS50870.2020.9159723⟩
Communication dans un congrès
lirmm-02993384
v1
|
|
Providing Confidentiality and Integrity in Ultra Low Power IoT DevicesDTIS 2019 - 14th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, Apr 2019, Mykonos, Greece. ⟨10.1109/DTIS.2019.8735090⟩
Communication dans un congrès
hal-02166920
v1
|
|
A Comprehensive Approach to a Trusted Test InfrastructureIVSW 2019 - 4th IEEE International Verification and Security Workshop, Jul 2019, Rhodes, Greece. pp.43-48, ⟨10.1109/IVSW.2019.8854428⟩
Communication dans un congrès
lirmm-02306980
v1
|
|
Encryption-Based Secure JTAGDDECS 2019 - 22nd International Symposium on Design and Diagnostics of Electronic Circuits and Systems, Apr 2019, Cluj-Napoca, Romania. pp.1-6, ⟨10.1109/DDECS.2019.8724654⟩
Communication dans un congrès
hal-02149061
v1
|
|
Stream Cipher Based Encryption in IEEE Test StandardsTRUDEVICE 2019 - 8th Workshop on Trustworthy Manufacturing and Utilization of Secure Devices, May 2019, Baden Baden, Germany
Communication dans un congrès
hal-02506743
v1
|
|
The case of using CMOS FD-SOI rather than CMOS bulk to harden ICs against laser attacksIOLTS: International On-Line Testing Symposium, Jul 2018, Platja d’Aro, Spain. pp.214-219, ⟨10.1109/IOLTS.2018.8474230⟩
Communication dans un congrès
emse-01856000
v1
|
|
Laser fault injection at the CMOS 28 nm technology node: an analysis of the fault modelFDTC: Fault Diagnosis and Tolerance in Cryptography, Sep 2018, Amsterdam, Netherlands. pp.1-6, ⟨10.1109/FDTC.2018.00009⟩
Communication dans un congrès
emse-01856008
v1
|
|
Does stream cipher-based scan chains encryption really prevent scan attacks?TRUDEVICE Workshop, Mar 2018, Dresden, Germany
Communication dans un congrès
lirmm-01867286
v1
|
|
A new secure stream cipher for scan chain encryption3rd IEEE International Verification and Security Workshop (IVSW 2018), Jul 2018, Platja d’Aro, Spain. pp.68-73, ⟨10.1109/IVSW.2018.8494852⟩
Communication dans un congrès
lirmm-01867256
v1
|
Assessing Body Built-In Current Sensors for Detection of Multiple Transient FaultsESREF 2018 - European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, Oct 2018, Aalborg, Denmark
Communication dans un congrès
hal-04457522
v1
|
|
|
Encryption of test data: which cipher is better?PRIME: PhD Research in Microelectronics and Electronics, Jul 2018, Prague, Czech Republic. pp.85-88, ⟨10.1109/PRIME.2018.8430366⟩
Communication dans un congrès
lirmm-01867249
v1
|
|
SI ECCS: SECure context saving for IoT devicesDTIS 2018 - 13th International Conference on Design and Technology of Integrated Systems in Nanoscale Era, Apr 2018, Taormina, Italy. ⟨10.1109/DTIS.2018.8368561⟩
Communication dans un congrès
hal-01740173
v1
|
|
Experimentations on scan chain encryption with PRESENTIVSW: International Verification and Security Workshop, Jul 2017, Thessaloniki, Greece. pp.45-50, ⟨10.1109/IVSW.2017.8031543⟩
Communication dans un congrès
lirmm-01699258
v1
|
|
Scan Chain EncryptionDOCTIS: Journée des Doctorants de l’école doctorale I2S, 2017, Montpellier, France
Communication dans un congrès
lirmm-01867277
v1
|
Hacking the Control Flow error detection mechanismIVSW: International Verification and Security Workshop, Jul 2017, Thessaloniki, Greece. pp.51-56, ⟨10.1109/IVSW.2017.8031544⟩
Communication dans un congrès
lirmm-01700739
v1
|
|
|
Scan chain encryption for the test, diagnosis and debug of secure circuitsETS: European Test Symposium, May 2017, Limassol, Cyprus. ⟨10.1109/ETS.2017.7968248⟩
Communication dans un congrès
lirmm-01699254
v1
|
|
Using Outliers to Detect Stealthy Hardware Trojan Triggering?IVSW: International Verification and Security Workshop, Jul 2016, Sant Feliu de Guixols, France
Communication dans un congrès
lirmm-01347119
v1
|
|
Duplication-based Concurrent Detection of Hardware Trojans in Integrated CircuitsTRUDEVICE, Nov 2016, Barcelona, Spain
Communication dans un congrès
lirmm-01385551
v1
|
|
Hardware Trust through Layout Filling: a Hardware Trojan Prevention TechniqueISVLSI: International Symposium on Very Large Scale Integration, Jul 2016, Pittsburgh, United States. pp.254-259, ⟨10.1109/ISVLSI.2016.22⟩
Communication dans un congrès
lirmm-01346529
v1
|
Sensitivity to fault laser injection: a comparison between 28nm bulk and FD-SOI technologyTRUDEVICE Workshop, Sep 2015, Saint-Malo, France
Communication dans un congrès
lirmm-01234094
v1
|
|
|
Figure of merits of 28nm Si technologies for implementing laser attack resistant security dedicated circuitsISVLSI: International Symposium on Very Large Scale Integration, Jul 2015, Montpellier, France. pp.362-367, ⟨10.1109/ISVLSI.2015.76⟩
Communication dans un congrès
emse-01227138
v1
|
|
3D DFT Challenges and SolutionsISVLSI: International Symposium on Very Large Scale Integration, Jul 2015, Montpellier, France. pp.603-608, ⟨10.1109/ISVLSI.2015.11⟩
Communication dans un congrès
lirmm-01234076
v1
|
|
Laser-Induced Fault Effects in Security-Dedicated CircuitsVLSI-SoC: Very Large Scale Integration and System-on-Chip, Oct 2014, Playa del Carmen, Mexico. pp.220-240, ⟨10.1007/978-3-319-25279-7_12⟩
Communication dans un congrès
hal-01383737
v1
|
|
Hardware Trojan Prevention using Layout-Level Design ApproachECCTD: European Conference on Circuit Theory and Design, Aug 2015, Trondheim, Norway. ⟨10.1109/ECCTD.2015.7300093⟩
Communication dans un congrès
lirmm-01234072
v1
|
Session-less based thermal-aware 3D-SIC test schedulingETS: European Test Symposium, May 2015, Cluj-Napoca, Romania. ⟨10.1109/ETS.2015.7138732⟩
Communication dans un congrès
lirmm-01922990
v1
|
|
Validation Of Single BBICS Architecture In Detecting Multiple FaultsATS: Asian Test Symposium, Nov 2015, Mumbai, India
Communication dans un congrès
lirmm-01234067
v1
|
|
Multi-segment Enhanced Scan-chains for Secure ICsTRUDEVICE Workshop, Sep 2015, Saint-Malo, France
Communication dans un congrès
lirmm-01276304
v1
|
|
Hierarchical Secure DfTTRUDEVICE Workshop, Sep 2015, St Malo, France
Communication dans un congrès
lirmm-01234095
v1
|
|
|
New Testing Procedure for Finding Insertion Sites of Stealthy Hardware TrojansDATE 2015 - 18th Design, Automation and Test in Europe Conference and Exhibition, Mar 2015, Grenoble, France. pp.776-781, ⟨10.7873/DATE.2015.1102⟩
Communication dans un congrès
lirmm-01141619
v1
|
|
On the limitations of logic testing for detecting Hardware Trojans HorsesDTIS: Design and Technology of Integrated Systems in Nanoscale Era, Apr 2015, Naples, Italy. ⟨10.1109/DTIS.2015.7127362⟩
Communication dans un congrès
lirmm-01257837
v1
|
|
Simulating Laser Effects on ICs, from Physical Level to Gate Level: a comprehensive approachTRUDEVICE Workshop, May 2014, Paderborn, Germany
Communication dans un congrès
lirmm-01119614
v1
|
|
Laser attacks on integrated circuits: from CMOS to FD-SOIDTIS: Design and Technology of Integrated Systems in Nanoscale Era, May 2014, Santorin, Greece. ⟨10.1109/DTIS.2014.6850664⟩
Communication dans un congrès
emse-01099042
v1
|
|
Design of Bulk Built-In Current Sensors to Detect Single Event Effects and Laser-Induced Fault Injection AttemptsJoint MEDIAN–TRUDEVICE Open Forum, Sep 2014, Amsterdam, Netherlands
Communication dans un congrès
emse-01099040
v1
|
Layout-Aware Laser Fault Injection Simulation and Modeling: from physical level to gate levelDTIS: Design and Technology of Integrated Systems in Nanoscale Era, May 2014, Santorin, Greece. ⟨10.1109/DTIS.2014.6850665⟩
Communication dans un congrès
lirmm-01119592
v1
|
|
Built-In Self-Test for Manufacturing TSV Defects before bondingVTS: VLSI Test Symposium, Apr 2014, Napa, CA, United States. ⟨10.1109/VTS.2014.6818771⟩
Communication dans un congrès
lirmm-00989682
v1
|
|
Customized Cell Detector for Laser-Induced-Fault DetectionIOLTS: International On-Line Testing Symposium, Jul 2014, Platja d'Aro, Spain. pp.37-42, ⟨10.1109/IOLTS.2014.6873669⟩
Communication dans un congrès
lirmm-01119576
v1
|
|
Improving the ability of Bulk Built-In Current Sensors to detect Single Event Effects by using triple-well CMOS25th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis (ESREF 2014), Sep 2014, Berlin, Germany
Communication dans un congrès
hal-03094235
v1
|
|
|
2D to 3D Test Pattern Retargeting Using IEEE P1687 Based 3D DFT ArchitecturesISVLSI: International Symposium on Very Large Scale Integration, Jul 2014, Tampa, FL, United States. pp.386-391, ⟨10.1109/ISVLSI.2014.83⟩
Communication dans un congrès
lirmm-01119605
v1
|
|
A Novel Hardware Logic Encryption Technique for thwarting Illegal Overproduction and Hardware TrojansIOLTS: International On-Line Testing Symposium, Jul 2014, Platja d'Aro, Girona, Spain. pp.49-54, ⟨10.1109/IOLTS.2014.6873671⟩
Communication dans un congrès
lirmm-01025275
v1
|
|
A JTAG based 3D DfT architecture using automatic die detectionPRIME 2013 - 9th Conference on Ph.D. Research in Microelectronics and Electronics, Jun 2013, Villach, France. pp.341-344, ⟨10.1109/PRIME.2013.6603184⟩
Communication dans un congrès
lirmm-05007359
v1
|
|
3D Design For Test Architectures Based on IEEE P16874th IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (3D-TEST), Sep 2013, Anaheim, CA, United States
Communication dans un congrès
lirmm-00989717
v1
|
|
A Bulk Built-in Sensor for Detection of Fault AttacksHOST: Hardware-Oriented Security and Trust, Jun 2013, Austin, TX, United States. pp.51-54, ⟨10.1109/HST.2013.6581565⟩
Communication dans un congrès
lirmm-01430800
v1
|
|
A smart test controller for scan chains in secure circuitsIOLTS: International On-Line Testing Symposium, Jul 2013, Chania, Greece. pp.228-229, ⟨10.1109/IOLTS.2013.6604085⟩
Communication dans un congrès
lirmm-01430814
v1
|
|
Identification of Hardware Trojans triggering signalsFirst Workshop on Trustworthy Manufacturing and Utilization of Secure Devices, May 2013, Avignon, France
Communication dans un congrès
lirmm-00991360
v1
|
|
A 3D IC BIST for pre-bond test of TSVs using Ring OscillatorsNEWCAS: New Circuits and Systems, Jun 2013, Paris, France. pp.001-004
Communication dans un congrès
lirmm-00838524
v1
|
|
Laser-Induced Fault SimulationEUROMICRO DSD/SEAA, Sep 2013, Santander, Spain. pp.609-614, ⟨10.1109/DSD.2013.72⟩
Communication dans un congrès
lirmm-01430807
v1
|
A BIST Method for TSVs Pre-Bond TestIDT'13: 8th IEEE International Design & Test Symposium, Dec 2013, Marrakesh, Morocco. pp.1-6, ⟨10.1109/IDT.2013.6727081⟩
Communication dans un congrès
lirmm-00989727
v1
|
|
Sensitivity tuning of a bulk built-in current sensor for optimal transient-fault detectionESREF: European Symposium on Reliability of Electron devices, Failure physics and analysis, Sep 2013, Arcachon, France. pp.B3c-2 #68
Communication dans un congrès
hal-00872705
v1
|
|
TSVs Pre-Bond Testing: a test scheme for capturing BIST responses3D-Test: Testing Three-Dimensional Stacked Integrated Circuits, Sep 2013, Anaheim, CA, United States
Communication dans un congrès
lirmm-00989707
v1
|
|
|
A single built-in sensor to check pull-up and pull-down CMOS networks against transient faultsPATMOS: Power and Timing Modeling, Optimization and Simulation, Sep 2013, Karlsruhe, Germany. pp.157-163, ⟨10.1109/PATMOS.2013.6662169⟩
Communication dans un congrès
lirmm-00968621
v1
|
|
A New Scan Attack on RSA in Presence of Industrial CountermeasuresCOSADE: Constructive Side-Channel Analysis and Secure Design, May 2012, Darmstadt, Germany. pp.89-104, ⟨10.1007/978-3-642-29912-4_8⟩
Communication dans un congrès
lirmm-00719986
v1
|
|
Is Side-Channel Analysis really reliable for detecting Hardware Trojans?DCIS 2012 - 27th Conference on Design of Circuits and Integrated Systems, Nov 2012, Avignon, France. pp.238-242
Communication dans un congrès
lirmm-00823477
v1
|
|
On-Chip Comparison for Testing Secure ICsDCIS 2012 - 27th Conference on Design of Circuits and Integrated Systems, Nov 2012, Avignon, France. pp.112-117
Communication dans un congrès
lirmm-00795205
v1
|
|
How to Sample Results of Concurrent Error Detection Schemes in Transient Fault Scenarios?RADECS: Radiation and Its Effects on Components and Systems, Sep 2011, Sevilla, Spain. pp.635-642, ⟨10.1109/RADECS.2011.6131361⟩
Communication dans un congrès
lirmm-00701776
v1
|
Novel transient-fault detection circuit featuring enhanced bulk built-in current sensor with low-power sleep-modeESREF: European Symposium on Reliability of Electron devices, Failure physics and analysis, Oct 2012, Cagliari, Italy
Communication dans un congrès
hal-00867864
v1
|
|
|
Calibrating Bulk Built-in Current Sensors for Detecting Transient FaultsColloque GDR SoC-SiP, 2012, Lyon, France
Communication dans un congrès
lirmm-00715126
v1
|
|
A Scan-based Attack on Elliptic Curve Cryptosystems in presence of Industrial Design-for-Testability StructuresIEEE International Symposium on Defect and Fault Tolerance in VLSI & Nanotechnology Systems, United States. http://www.dfts.org/
Communication dans un congrès
lirmm-00744472
v1
|
Are Advanced DfT Structures Sufficient for Preventing Scan-Attacks?VTS'12: 30th IEEE VLSI Test Symposium, Apr 2012, Maui, Hawai, United States. pp.246-251
Communication dans un congrès
lirmm-00694536
v1
|
|
|
New Security Threats Against Chips Containing Scan Chain StructuresHOST'11: IEEE International Symposium on Hardware-Oriented Security and Trust, San Diego, CA, United States. pp.105-110
Communication dans un congrès
lirmm-00599690
v1
|
|
Timing Issues of Transient Faults in Concurrent Error Detection SchemesGdR SoC-SiP'2011: Colloque national du Groupement de Recherche System-On-Chip et System-In-Package, Jun 2011, Lyon, France. http://www2.lirmm.fr/~w3mic/SOCSIP/
Communication dans un congrès
lirmm-00701798
v1
|
|
Timing Issues for an Efficient Use of Concurrent Error Detection CodesLATW: Latin American Test Workshop, Mar 2011, Porto de Galinhas, Brazil. pp.1-6, ⟨10.1109/LATW.2011.5985933⟩
Communication dans un congrès
lirmm-00627427
v1
|
Power Consumption Traces Realignment to Improve Differential Power AnalysisDDECS'11: 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits ans Systems, Germany. pp.201-206
Communication dans un congrès
lirmm-00592005
v1
|
|
|
New side-channel attack against scan chains9th CryptArchi Workshop (2011), Jun 2011, Bochum, Germany. pp.2
Communication dans un congrès
lirmm-00648575
v1
|
Scan Attacks and Countermeasures in Presence of Scan Response CompactorsETS: European Test Symposium, May 2011, Trondheim, Norway. pp.19-24, ⟨10.1109/ETS.2011.30⟩
Communication dans un congrès
lirmm-00647062
v1
|
|
|
A New Bulk Built-in Current Sensor-Based Strategy for Dealing with Long-Duration Transient Faults in Deep-Submicron TechnologiesDFT'2011: International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, Oct 2011, Vancouver, Canada. pp.302-308, ⟨10.1109/DFT.2011.15⟩
Communication dans un congrès
lirmm-00701789
v1
|
Waveforms re-Alignment to Improve DPA AttacksCryptArchi: Cryptographic Architectures, Jun 2010, Gif-sur-Yvette, France
Communication dans un congrès
lirmm-00539994
v1
|
|
Evaluation of Resistance to Differential Power Analysis: Execution Time Optimizations for DesignersDELTA'10: Fifth IEEE International Symposium on Electronic Design, Test and Application, Jan 2010, Ho Chi Minh City, Vietnam. pp.256-261
Communication dans un congrès
lirmm-00539993
v1
|
|
|
Side-Channel Improvment by Laser StimulationCryptArchi: Cryptographic Architectures, Jun 2010, Gif-sur-Yvette, France
Communication dans un congrès
lirmm-00575124
v1
|
Ensuring High Testability without Degrading SecurityDDECS'10: IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, Vienna, Austria. pp.6
Communication dans un congrès
lirmm-00480710
v1
|
|
|
Evaluation of Concurrent Error Detection Techniques on the Advanced Encryption StandardETS: European Test Symposium, May 2010, Prague, Czech Republic
Communication dans un congrès
lirmm-00493247
v1
|
|
When Failure Analysis Meets Side-Channel AttacksCHES'10: Cryptographic Hardware and Embedded System, Aug 2010, Santa Barbara, United States. pp.188-202, ⟨10.1007/978-3-642-15031-9⟩
Communication dans un congrès
lirmm-00532636
v1
|
Evaluation of Concurrent Error Detection Techniques on the Advanced Encryption StandardIOLTS: International On-Line Testing Symposium, Jul 2010, Corfu, Greece. pp.223-228, ⟨10.1109/IOLTS.2010.5560196⟩
Communication dans un congrès
lirmm-00539232
v1
|
|
|
Ensuring High Testability without Degrading SecurityETS: European Test Symposium, May 2009, Seville, Spain
Communication dans un congrès
lirmm-00407163
v1
|
Validation of Differential Light Emission Analysis on FPGASCS'09: International Conference on Signals, Circuits, Systems, Nov 2009, Djerba, Tunisia
Communication dans un congrès
lirmm-00433563
v1
|
|
Execution Time Reduction of Differential Power Analysis ExperimentsLATW'09: 10th Latin-American Test Workshop, Mar 2009, Armaçao dos Buzios, Brazil, pp.1-5, ⟨10.1109/LATW.2009.4813819⟩
Communication dans un congrès
lirmm-00367712
v1
|
|
Tutorial on Design For Testability & Digital SecurityIEEE 10th Latin American Test Workshop, 2009, Buzios, Brazil
Communication dans un congrès
lirmm-00407161
v1
|
|
Stuck-at-Faults Test using Differential Power AnalysisLPonTR'08: Workshop on Low Power Design Impact on Test and Reliability, May 2008, Italy
Communication dans un congrès
lirmm-00332529
v1
|
|
|
AES-based BIST: Self-test, Test Pattern Generation and Signature Analysis4th IEEE International Symposium on Electronic Design, Test and Applications (DELTA), Jan 2008, Hong-Kong, China. pp.314-321, ⟨10.1109/DELTA.2008.86⟩
Communication dans un congrès
lirmm-00258769
v1
|
|
L'auto-test d'un coeur de chiffrement AESJNRDM'08 : Journées Nationales du Réseau Doctoral en Microélectronique, May 2008, France. pp.4
Communication dans un congrès
lirmm-00325878
v1
|
Low Cost Self-Test of Crypto-DevicesWDSN'08: 2nd Workshop on Dependable and Secure Nanocomputing, Jun 2008, Anchorage, Canada, United States. pp.41-46
Communication dans un congrès
lirmm-00295108
v1
|
|
|
Observability of Stuck-at-Faults with Differential Power AnalysisLATW'08: IEEE Latin American Test Workshop, Feb 2008, Mexico. pp.N/A
Communication dans un congrès
lirmm-00295498
v1
|
|
An Integrated Validation Environment for Differential Power AnalysisDELTA: Electronic Design, Test and Applications, Jan 2008, Hong Kong, China. pp.527-532, ⟨10.1109/DELTA.2008.61⟩
Communication dans un congrès
lirmm-00407165
v1
|
|
A Reliable Architecture for Substitution Boxes in Integrated CryptographicDCIS'08: Conference on Design of Circuits and Integrated Systems, Nov 2008, pp.27-32
Communication dans un congrès
lirmm-00363783
v1
|
A Reliable Architecture for the Advanced Encryption Standard13th IEEE European Test Symposium, May 2008, Verbania, Italy. pp.13-18, ⟨10.1109/ETS.2008.26⟩
Communication dans un congrès
lirmm-00285868
v1
|
|
An Integrated Validation Environment for Differential Power AnalysisSAME'08: Sophia-Antipolis Forum on MicroElectronics 2008, Sep 2008, Sophia-Antipolis, France
Communication dans un congrès
lirmm-00363796
v1
|
|
|
Improving the Test of NoC-Based SoCs with Help of Compression SchemesISVLSI: IEEE Symposium on Very Large Scale Integration, Apr 2008, Montpellier, France. pp.139-144, ⟨10.1109/ISVLSI.2008.86⟩
Communication dans un congrès
lirmm-00271574
v1
|
Test and SecurityCryptArchi: Cryptographic Architectures, Jun 2007, Montpellier, France
Communication dans un congrès
lirmm-00163017
v1
|
|
|
A Novel Parity Bit Scheme for SBOX in AES CircuitsIEEE Design and Diagnostics of Electronic Circuits and Systems (DDECS), Apr 2007, Cracovie, Poland. pp.267-271, ⟨10.1109/DDECS.2007.4295295⟩
Communication dans un congrès
lirmm-00141799
v1
|
|
AES vs LFSR Based Test Pattern Generation: A Comparative StudyLATW: Latin American Test Workshop, Mar 2007, Cuzco, Peru. pp.314-321
Communication dans un congrès
lirmm-00138831
v1
|
|
Utilisation de ressources cryptographiques pour le test des circuits sécurisésColloque du GDR SoC-SiP, Jun 2007, Paris, France
Communication dans un congrès
lirmm-00203332
v1
|
On-Line Self-Test of AES Hardware ImplementationsDSN'07: Workshop on Dependable and Secure Nanocomputing, Jun 2007, Edinburgh, United Kingdom
Communication dans un congrès
lirmm-00163405
v1
|
|
|
An On-Line Fault Detection Scheme for SBoxes in Secure CircuitsIOLTS 2007 - 13th IEEE International On-Line Testing and Robust System Design Symposium, Jul 2007, Heraklion, Crete, Greece. pp.57-62, ⟨10.1109/IOLTS.2007.16⟩
Communication dans un congrès
lirmm-00163244
v1
|
|
Test Data Compression and TAM DesignVLSI-SoC 2007 - IFIP International Conference on Very Large Scale Integration, Oct 2007, Atlanta, GA, United States. pp.178-183, ⟨10.1109/VLSISOC.2007.4402494⟩
Communication dans un congrès
lirmm-00186171
v1
|
|
A secure Scan Design MethodologyDATE: Design, Automation and Test in Europe, Mar 2006, Munich, Germany. pp.1177-1178, ⟨10.1109/DATE.2006.244019⟩
Communication dans un congrès
lirmm-00132516
v1
|
Scan Pattern WatermarkingLATW'06: 7th IEEE Latin American Test Workshop, Mar 2006, Buenos Aires, pp.63-67
Communication dans un congrès
lirmm-00102753
v1
|
|
|
Compression de Données de Test : Réduction du Nombre de Broches et Gain en Temps de TestJNRDM: Journées Nationales du Réseau Doctoral de Microélectronique, May 2006, Rennes, France
Communication dans un congrès
lirmm-00102830
v1
|
A Secure Scan Design MethodologyLATW'06: 7th IEEE Latin American Test Workshop, Mar 2006, Buenos Aires, Argentina. pp.81-86
Communication dans un congrès
lirmm-00102752
v1
|
|
Secure Scan Techniques: a ComparisonIOLTS: International On-Line Testing Symposium, Jul 2006, Como, Italy. pp.119-124, ⟨10.1109/IOLTS.2006.55⟩
Communication dans un congrès
lirmm-00102857
v1
|
|
Fitting ATE Channels with Scan Chains: A Comparison Between a Test Data Compression Technique and Serial Loading of Scan ChainsDELTA'06: Third IEEE International Workshop on Electronics DesignTest & Applications, Kuala Lumpur (Malaysia), pp.295-300
Communication dans un congrès
lirmm-00102704
v1
|
|
|
Mutation Sampling Technique for the Generation of Structural Test DataDATE 2005 - 8th Design, Automation and Test in Europe Conference and Exhibition, Mar 2005, Munich, Germany. pp.1022-1023, ⟨10.1109/DATE.2005.220⟩
Communication dans un congrès
lirmm-00105978
v1
|
Mutation sampling technique for the generation of structural test data6th IEEE Latin American Test Workshop, Mar 2005, Salvador, Bahia, Brazil
Communication dans un congrès
hal-00378490
v1
|
|
|
Scan Design and Secure Chips : Can They Work TogetherSAME'05: Sophia-Antipolis Forum on MicroElectronics, Oct 2005, Sophia-Antipolis, France
Communication dans un congrès
lirmm-00106546
v1
|
|
Mutation Sampling Technique for the Generation of Structural Test DataDATE 2005 - 8th Design, Automation and Test in Europe Conference and Exhibition, Mar 2005, Munich, Germany. pp.1022-1023, ⟨10.1109/DATE.2005.220⟩
Communication dans un congrès
hal-00181680
v1
|
Test Control for Secure Scan DesignsETS: European Test Symposium, May 2005, Tallinn, Estonia. pp.190-195
Communication dans un congrès
lirmm-00106011
v1
|
|
User-Constrained Test Architecture Design for Modular SOC TestingETS: European Test Symposium, May 2004, Ajaccio, Corsica, France. pp.80-85, ⟨10.1109/ETSYM.2004.1347611⟩
Communication dans un congrès
lirmm-00108903
v1
|
|
|
An Efficient Flip-Flops Matching EngineDDECS'04: 7th IEEE International Workshop on Design and Diagnostics of Electronic Circuits and System, Apr 2004, Tatranska Lomnica, Slovakia. pp.105-113
Communication dans un congrès
lirmm-00108773
v1
|
|
Scan design and secure chip [secure IC testing]IOLTS: International On-Line Testing Symposium, Jul 2004, Madeira Island, Portugal. pp.219-224, ⟨10.1109/OLT.2004.1319691⟩
Communication dans un congrès
lirmm-00108909
v1
|
On Using Test Vector Differences for Reducing Test Pin NumbersDELTA'04: 2nd International Workshop on Electronic DesignTest and Applications, Jan 2004, Perth (Australia), pp.275-280
Communication dans un congrès
lirmm-00108832
v1
|
|
|
An Arithmetic Structure for Test Data Horizontal CompressionDATE 2004 - 7th Design, Automation and Test in Europe Conference and Exhibition, Feb 2004, Paris, France. pp.428-434, ⟨10.1109/DATE.2004.1268884⟩
Communication dans un congrès
lirmm-00108837
v1
|
|
An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test SchedulingETW: European Test Workshop, 2003, Maastricht, Netherlands. pp.51-56
Communication dans un congrès
lirmm-00191948
v1
|
|
Software-Based Testing of Sequential VHDL Descriptions8th IEEE European Test Workshop (ETW), May 2003, Maastricht, Netherlands. pp.199-200
Communication dans un congrès
lirmm-00269437
v1
|
|
Matching in the presence of don't cares and redundant sequential elements for sequential equivalence checkingHLDVT 2003 - 8th IEEE International High-Level Design Validation and Test Workshop, Nov 2003, San Francisco, United States. pp.129-135, ⟨10.1109/HLDVT.2003.1252486⟩
Communication dans un congrès
lirmm-00269707
v1
|
Low Problem in Sequential Equivalence CheckingSAME'02: Sophia-Antipolis Forum on MicroElectronics, Sophia-Antipolis (France), France. pp. 52-57
Communication dans un congrès
lirmm-00269332
v1
|
|
Taylor Expansion Diagrams: A Compact, Canonical Representation with Applications to Symbolic VerificationDATE: Design, Automation and Test in Europe, Mar 2002, Paris, France. pp.285-289, ⟨10.1109/DATE.2002.998286⟩
Communication dans un congrès
lirmm-00268497
v1
|
|
|
A Heuristic for Test scheduling at System LevelDATE: Design, Automation and Test in Europe, Mar 2002, Paris, France. pp.1124-1124, ⟨10.1109/DATE.2002.998480⟩
Communication dans un congrès
lirmm-00268503
v1
|
A Simple and Effective Compression Scheme for Test Pins ReductionHLDVT 2002 - 7th IEEE International High Level Design Validation and Test Workshop, Oct 2002, Cannes, France. pp.165-168, ⟨10.1109/HLDVT.2002.1224447⟩
Communication dans un congrès
lirmm-00269326
v1
|
|
Is high level test synthesis just design for test?ITC: International Test Conference, Oct 1995, Washington, DC, United States. pp.294-298, ⟨10.1109/TEST.1995.529846⟩
Communication dans un congrès
lirmm-02288898
v1
|
|
|
High level synthesis: a data path partitioning method dedicated to speed enhancementEDAC 1991 - European Conference on Design Automation, Feb 1991, Amsterdam, Netherlands. pp.123-128, ⟨10.1109/EDAC.1991.206374⟩
Communication dans un congrès
lirmm-02288876
v1
|
|
Sécurité et intégrité dans un Contexte Embarqué15e Colloque National du GDR SoC², Jun 2021, Rennes, France
Poster de conférence
lirmm-03361957
v1
|
|
Encryption Techniques for Test Infrastructures13e Colloque National Du GDR SoC², Jun 2019, Montpellier, France.
Poster de conférence
lirmm-02306922
v1
|
|
Scan chain encryption, a countermeasure against scan attacksPHISIC: Practical Hardware Innovations in Security Implementation and Characterization, May 2018, Gardanne, France. , Workshop on Practical Hardware Innovations in Security Implementation and Characterization, 2018
Poster de conférence
lirmm-01882565
v2
|
|
Sécurité des moyens de test des SoCJournée thématique des GDR SoC² et Sécurité Informatique : Sécurité des SoC complexes hétérogènes – de la TEE au matériel, Sep 2018, Paris, France. 2018
Poster de conférence
lirmm-01882552
v1
|
|
SECCS: SECure Context Saving for IoT Devices12e Colloque National du GDR SoC/SiP, Jun 2018, Paris, France. 2018
Poster de conférence
hal-02042659
v1
|
|
Stream cipher-based scan encryption in test standards12e Colloque National du GDR SoC/SiP, Jun 2018, Paris, France. 2018
Poster de conférence
lirmm-01867283
v1
|
|
Scan chain encryption in Test StandardsSURREALIST: SecURity, REliAbiLity, test, prIvacy, Safety and Trust of Future Devices, May 2018, Bremen, Germany. , Workshop on SecURity, REliAbiLity, test, prIvacy, Safety and Trust of Future Devices, 2018
Poster de conférence
lirmm-01882578
v2
|
|
Scan Chain Encryption for the Test, Diagnosis and Debug of Secure CircuitsSETS: South European Test Seminar, Mar 2017, Alpe d'Huez, France. , 2017
Poster de conférence
lirmm-01892667
v1
|
|
Sécurisation des structures de test : étude comparative11e Colloque National du GDR SoC/SiP, Jun 2017, Bordeaux, France. 2017
Poster de conférence
lirmm-01867279
v1
|
Detection and Prevention of Hardware Trojan through Logic TestingTRUDEVICE, Nov 2016, Barcelona, Spain. , 4th Workshop on Trustworthy Manufacturing and Utilization of Secure Devices, Manufacturing test of secure devices / Reverse engineering countermeasures / Other topics, pp.#33, 2016, Posters IV
Poster de conférence
lirmm-01430007
v1
|
|
|
tLIFTING : A Multi-level Delay-annotated Fault Simulator for Digital CircuitsDCIS 2012 - 27th Conference on Design of Circuits and Integrated Systems, Nov 2012, Avignon, France. , 2012
Poster de conférence
lirmm-00799892
v1
|
|
TAM Design and Test Data Compression for SoC Test Cost ReductionETS: European Test Symposium, May 2007, Freiburg, Germany. 12th IEEE European Test Symposium, pp.241-246, 2007
Poster de conférence
lirmm-00159044
v1
|
|
Improving NoC-based Testing Through Compression SchemesDATE: Design, Automation and Test in Europe, Apr 2007, Nice, France. , 2007
Poster de conférence
lirmm-00170833
v1
|
A Dependable Parallel Architecture for SBoxesReCoSoc'07: International Workshop on Reconfigurable Communication Centric System-On-Chips, Jun 2007, Montpellier, France. pp.CD-ROM, 2007
Poster de conférence
lirmm-00163414
v1
|
Test de Circuits et de Systèmes IntégrésCollection EGEM, Ed.Hermès, 2004, 2-7462-0864-4
Ouvrages
lirmm-00109158
v1
|
|
|
SOC Design MethodologiesSpringer, 2002, ⟨10.1007/978-0-387-35597-9⟩
Ouvrages
hal-00083323
v1
|
Chapitre 6 : On Countermeasures Against Fault Attacks on the Advanced Encryption StandardMarc Joye and Michael Tunstall. Fault Analysis in Cryptography, Springer, pp.89-109, 2012, Information Security and Cryptography, 978-3-642-29656-0 (-7 for eBook)
Chapitre d'ouvrage
lirmm-00744671
v1
|
|
|
Chapter 9: Fault Detection in Crypto-devicesWei Zhang. Fault Detection, InTech, pp.177-194, 2010, 978-953-307-037-7. ⟨10.5772/213⟩
Chapitre d'ouvrage
lirmm-00437252
v1
|
Compression-Based SoC Test InfrastructuresVLSI-SoC: Advanced Topics on Systems on a Chip, 291, Springer, pp.53-68, 2009, IFIP Advances in Information and Communication Technology, 978-0-387-89557-4
Chapitre d'ouvrage
lirmm-00375078
v1
|
|
|
Power-Constrained Test Scheduling for SoCs Under a "No Session" SchemeSOC Design Methodologies, 90, Kluwer Academic Publishers, pp.401-412, 2002, IFIP — The International Federation for Information Processing, 978-1-4757-6530-4. ⟨10.1007/978-0-387-35597-9_34⟩
Chapitre d'ouvrage
lirmm-00268504
v1
|
|
Functional Test Generation Using Constraint Logic ProgrammingSOC Design Methodologies, 90, Kluwer Academic Publishers, pp.375-386, 2002, IFIP — The International Federation for Information Processing, 978-1-4757-6530-4. ⟨10.1007/978-0-387-35597-9_32⟩
Chapitre d'ouvrage
lirmm-00268536
v1
|
Hardware/Software Co-Synthesis: Modelling and Synthesis of Interfaces Using Interpreted Petri NetsHardware/Software Co-Design and Co-Verification, Current Issues in Electronic Modeling (CIEM) (8), Springer, pp.89-107, 1997, 978-1-4419-5159-5. ⟨10.1007/978-1-4757-2629-9_4⟩
Chapitre d'ouvrage
istex
lirmm-02288856
v1
|
|
Test and Harware Security2008
Autre publication scientifique
lirmm-00365276
v1
|
Chargement...
Chargement...