- 103
- 30
- 22
- 16
- 8
- 7
- 6
- 3
- 2
- 1
- 1
- 1
- 1
Guy GOGNIAT
201
Documents
Presentation
Guy Gogniat is a Professor in ECE with the Université Bretagne Sud, Lorient, France, where he has been since 1998. In 2005, he spent one year as an invited Researcher with the University of Massachusetts, Amherst, USA, where he worked on embedded system security using reconfigurable technologies. His work focuses on embedded systems design methodologies and tools. He also conducts research in the domain of reconfigurable and adaptive computing and embedded system security.
Publications
- 11
- 10
- 9
- 8
- 6
- 6
- 6
- 6
- 6
- 6
- 6
- 5
- 4
- 4
- 4
- 4
- 4
- 4
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 6
- 2
- 2
- 1
|
Processor Extensions for Hardware Instruction Replay against Fault Injection AttacksDDECS: 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, Apr 2022, Prague, Czech Republic
Conference papers
hal-03599317v1
|
|
Data Extraction and Deep Learning Method for Predictive Maintenance in Vessel’s Engine Room32nd European Safety and Reliability Conference (ESREL 2022)., Aug 2022, Dublin, Ireland. pp.1983-1990
Conference papers
hal-03769035v1
|
|
Opportunistic IP Birthmarking using Side Effects of Code Transformations on High-Level SynthesisDATE'21 Design Automation and Test in Europe, Feb 2021, Grenoble (virtuel), France
Conference papers
hal-03228922v1
|
|
OAuth 2.0-based authentication solution for FPGA-enabled cloud computing14th IEEE/ACM International Conference on Utility and Cloud Computing Companion, Dec 2021, Leicester, United Kingdom. ⟨10.1145/3492323.3495635⟩
Conference papers
hal-03606350v1
|
|
IE-Cache: Counteracting Eviction-Based Cache Side-Channel Attacks Through Indirect Eviction35th IFIP International Conference on ICT Systems Security and Privacy Protection (SEC), Sep 2020, Maribor, Slovenia. pp.32-45, ⟨10.1007/978-3-030-58201-2_3⟩
Conference papers
hal-03440838v1
|
|
A novel Network-on-Chip security algorithm for tolerating Byzantine faults2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), Oct 2020, Frascati, Italy. pp.1-6, ⟨10.1109/DFT50435.2020.9250906⟩
Conference papers
hal-03606356v1
|
|
MicroLET: A new SDNoC-based communication protocol for chipLET-based systems22nd Euromicro Conference on Digital System Design (DSD), Aug 2019, Kallithea, Greece. ⟨10.1109/DSD.2019.00019⟩
Conference papers
hal-02444877v1
|
Architectures for Security: A comparative analysis of hardware security features in Intel SGX and ARM TrustZoneC-CODE 2019 - 2nd International Conference on Communication, Computing and Digital systems, Mar 2019, Islamabad, Pakistan. pp.299-304, ⟨10.1109/C-CODE.2019.8680982⟩
Conference papers
hal-02451440v1
|
|
|
Transient Key-based Obfuscation for HLS in an Untrusted Cloud Environment2019 Design, Automation & Test in Europe Conference & Exhibition, DATE 2019, Mar 2019, Florence, Italy
Conference papers
hal-02052433v1
|
|
Sherlock Holmes of Cache Side-Channel Attacks in Intel's x86 ArchitectureIEEE-Communications and Network Security, Jun 2019, Washington DC, United States
Conference papers
hal-02151838v1
|
|
Machine Learning For Security: The Case of Side-Channel Attack Detection at Run-timeICECS-2018, Dec 2018, Bordeaux, France
Conference papers
hal-01876792v1
|
|
Run-time Detection of Prime+Probe Side-Channel Attack on AES Encryption AlgorithmGlobal Information Infrastructure and Networking Symposium (GIIS), Oct 2018, Thessaloniki, Greece
Conference papers
hal-01879950v1
|
|
NIGHTs-WATCH: A Cache-based Side-channel Intrusion Detector Using Hardware Performance Counters7th International Workshop on Hardware and Architectural Support for Security and Privacy, Jun 2018, Los Angeles, United States. ⟨10.1145/3214292.3214293⟩
Conference papers
hal-01806729v1
|
|
A novel lightweight hardware-assisted static instrumentation approach for ARM SoC using debug componentsAsianHOST 2018 - Asian Hardware Oriented Security and Trust Symposium, Dec 2018, Hong Kong, China. pp.1-13, ⟨10.1109/asianhost.2018.8607177⟩
Conference papers
hal-01911621v1
|
|
A small and adaptive coprocessor for information flow tracking in ARM SoCsReConFig 2018 - International Conference on Reconfigurable Computing and FPGAs, Dec 2018, Cancun, Mexico. pp.1-17, ⟨10.1109/reconfig.2018.8641695⟩
Conference papers
hal-01911619v1
|
|
Cache-Based Side-Channel Intrusion Detection using Hardware Performance CountersCryptArchi 2018 - 16th International Workshops on Cryptographic architectures embedded in logic devices, Jun 2018, Lorient, France
Conference papers
cel-01824512v1
|
|
ARMHEx: A hardware extension for DIFT on ARM-based SoCs2017 27th International Conference on Field Programmable Logic and Applications (FPL), Sep 2017, Ghent, Belgium. ⟨10.23919/fpl.2017.8056767⟩
Conference papers
hal-01558473v1
|
Somewhat/Fully Homomorphic Encryption: Implementation Progresses and ChallengesC2SI 2017 : 2nd International Conference on Codes, Cryptology and Information Security, Apr 2017, Rabat, Morocco. pp.68 - 82, ⟨10.1007/978-3-319-55589-8_5⟩
Conference papers
hal-01596540v1
|
|
|
Improving Confidentiality Against Cache-based SCAsACM WomENcourage, Sep 2017, barcelona, France
Conference papers
hal-01748057v1
|
|
ARMHEx: embedded security through hardware-enhanced information flow trackingRESSI 2017 : Rendez-vous de la Recherche et de l'Enseignement de la Sécurité des Systèmes d'Information, May 2017, Grenoble (Autrans), France
Conference papers
hal-01558155v1
|
|
MPSoCSim extension: An OVP Simulator for the Evaluation of Cluster-based Multicore and Many-core architectures4rd Workshop on Virtual Prototyping of Parallel and Embedded Systems (ViPES) as part of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), Jul 2016, Samos, Greece
Conference papers
hal-01347188v1
|
ALMOS many-core operating system extension with new secure-enable mechanisms for dynamic creation of secure zones24th Euromicro International Conference on Parallel, Distributed and Netwprk-Based Processing (PDP 2016), Feb 2016, Heraklion - Crete, Greece
Conference papers
hal-01273173v1
|
|
Side Channel Attacks on networks on ChipInternational CryptArchi Workshop , Jun 2016, La Grande-Motte, France
Conference papers
hal-01382984v1
|
|
Dynamic NoC buffer allocation for MPSoC timing side channel attack protectionIEEE 7th Latin American Symposium on Circuits & Systems, LASCAS 2016, Jan 2016, Florianopolis, Brazil
Conference papers
hal-01427624v1
|
|
Network Contention-Aware Method to Evaluate Data Coherency Protocols within a Compilation Toolchain 10th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, MCSOC 2016, Sep 2016, Lyon, France. pp.249-256, ⟨10.1109/MCSoC.2016.54⟩
Conference papers
hal-01427629v1
|
|
|
Modèles temporels d'évaluation des protocoles de gestion des donnéesConférence d’informatique en Parallélisme, Architecture et Système (Compas'2016), Jul 2016, Lorient, France
Conference papers
cea-02129247v1
|
Towards risk aware NoCs for data protection in MPSoCs11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, ReCoSoC 2016, Jun 2016, Tallinn, Estonia
Conference papers
hal-01427635v1
|
|
|
Dynamic Spatially Isolated Secure Zones for NoC-based Many-core Accelerators8th IEEE International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip, Jun 2016, Tallinn, Estonia. ⟨10.1109/ReCoSoC.2016.7533900⟩
Conference papers
hal-01347175v1
|
|
Towards a hardware-assisted information flow tracking ecosystem for ARM processors26th International Conference on Field-Programmable Logic and Applications (FPL 2016), Aug 2016, Lausanne, Switzerland. ⟨10.1109/fpl.2016.7577396⟩
Conference papers
hal-01337579v1
|
|
A portable approach for SoC-based Dynamic Information Flow Tracking implementations11ème Colloque du GDR SoC/SiP, Jun 2016, Nantes, France
Conference papers
hal-01311045v1
|
|
Fast polynomial arithmetic for Somewhat Homomorphic Encryption operations in hardware with Karatsuba algorithmInternational Conference on Field-Programmable Technology (FPT), Dec 2016, Xi’an, China. ⟨10.1109/FPT.2016.7929535⟩
Conference papers
hal-01427642v1
|
Reconfigurable Security Architecture for disrupted protection zones in NoC−Based MPSoCs10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC 2015), Jun 2015, Bremen, Germany
Conference papers
hal-01185643v1
|
|
|
Exploration of Polynomial Multiplication Algorithms for Homomorphic Encryption SchemesInternational Conference on Reconfigurable Computing and FPGAs (ReConFig), Dec 2015, Cancun, Mexico. ⟨10.1109/ReConFig.2015.7393307⟩
Conference papers
hal-01273192v1
|
Cycle-based model to evaluate consistency protocols within a multi-protocol compilation tool-chainCOSMIC '15 Proceedings of the 2015 International Workshop on Code Optimisation for Multi and Many Cores, Feb 2015, San Francisco Bay Area, United States. ⟨10.1145/2723772.2723779⟩
Conference papers
cea-01818885v1
|
|
|
Aide à la décision pour le choix et le paramétrage de protocoles de cohérence des donnéesRoadef, Feb 2015, Marseille, France
Conference papers
hal-01273631v1
|
3D-LeukoNoC: A Dynamic TSV-Based 3D-MPSoC ProtectionInternational Conference on Reconfigurable Computing and FPGAs (Reconfig), Dec 2014, Cancun, Mexico
Conference papers
hal-01083262v1
|
|
Elastic Security Zones for NoC-Based 3D-MPSoCs21st IEEE International Conference on Electronics Circuits and Systems, Nov 2014, Marseille, France
Conference papers
hal-01083263v1
|
|
|
Using the Spring Physical Model to Extend a Cooperative Caching Protocol for Many-Core ProcessorsIEEE 8th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-14), Sep 2014, Aizu-Wakamatsu, Japan
Conference papers
hal-01071470v1
|
Extending Multicore Architectures with Cryptoptocessors and Parallel CryptographyColloque national du GDR SOC-SIP, Jun 2014, Paris, France
Conference papers
ujm-01015264v1
|
|
|
Trusted Computing using Enhanced Manycore Architectures with Cryptoprocessors22nd IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2014, Oct 2014, http://www.vlsi-soc.com/, France
Conference papers
hal-01075919v1
|
|
Plateforme multi-ASIP reconfigurable dynamiquement pour le turbo décodage dans un contexte multi-standardGRETSI 2013 : 24ème colloque du Groupement de Recherche en Traitement du Signal et des Images, Sep 2013, Brest, France
Conference papers
hal-00876009v1
|
Towards practical program execution over fully homomorphic encryption schemes2013 Eighth International Conference on P2P, Parallel, Grid, Cloud and Internet Computing (3PGCIC-2013), Oct 2013, Compiègne, France
Conference papers
hal-00917061v1
|
|
|
No titleISCAS 2013 : IEEE International Symposium on Circuits and Systems, May 2013, Beijing, Chine. pp.493 - 496, ⟨10.1109/ISCAS.2013.6571888⟩
Conference papers
hal-00873979v1
|
|
An efficient on-chip configuration infrastructure for a flexible multi-ASIP turbo decoder architectureReCoSoC 2013 : 8th IEEE International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip, Jul 2013, Darmstadt, Germany. ⟨10.1109/ReCoSoC.2013.6581518⟩
Conference papers
hal-00873978v1
|
|
Introducing a Data Sliding Mechanism for Cooperative Caching in Manycore ArchitecturesThe 27th IEEE International Parallel & Distributed Processing Symposium, May 2013, Boston, Massachusetts, United States. pp.335-344
Conference papers
hal-00833565v1
|
|
A reconfigurable multi-standard ASIP-based turbo decoder for an efficient dynamic reconfiguration in a multi-ASIPISVLSI 2013 : IEEE Computer Society Annual Symposium on VLSI, Aug 2013, Natal, Brazil. ⟨10.1109/ISVLSI.2013.6654620⟩
Conference papers
hal-01002828v1
|
|
Stopping-free dynamic configuration of a multi-ASIP turbo decoderDSD 2013 : 16th Euromicro Conference on Digital System Design, Sep 2013, Santander, Spain. pp.155 - 162
Conference papers
hal-00876005v1
|
Hierarchical NoC-based security for MP-SoC dynamic protectionIEEE Latin American Symposium on Circuits and Systems, 2012, Mexico
Conference papers
hal-00765642v1
|
|
Hybrid-on-Chip communication architecture for dynamic MP-SoC protectionSymposium on Integrated Circuits and Systems Design, 2012, Brazil
Conference papers
hal-00765644v1
|
|
Modeling and Synthesis of a Dynamic and Partial Reconfiguration ControllerInternational Conference on Field Programmable Logic and Applications (FPL), Aug 2012, Oslo, Norway
Conference papers
hal-00747718v1
|
|
Designing formal reconfiguration control using UML/MARTE2012 7th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), Jul 2012, York, United Kingdom
Conference papers
hal-00747716v1
|
|
Protecting embedded systems through system level security mechanisms: from boot-up to steady state executionConference on Design of Circuits and Integrated Systems (DCIS), 2012, France
Conference papers
hal-00765645v1
|
|
|
Security enhancements for FPGA-based MPSoCs: a boot-to-runtime protection flow for an embedded Linux-based systemReCoSoC: Reconfigurable Communication-centric Systems-on-Chip, Jul 2012, York, United Kingdom. pp.1-8
Conference papers
hal-00750339v1
|
|
An analytical approach for sizing of heterogeneous multiprocessor flexible platform for iterative demapping and channel decodingInternational Conference on ReConFigurable Computing and FPGAs (Reconfig), Dec 2012, Cancun, Mexico. ⟨10.1109/ReConFig.2012.6416728⟩
Conference papers
hal-00747714v1
|
Multi-objective Artificial Immune Algorithm for Security-constrained Multi-application NoC mappingGenetic and evolutionary computation conference GECCO 2012, 2012, United States
Conference papers
hal-00765643v1
|
|
|
Bus-based MPSoC security through communication protection: A latency-efficient alternativeFCCM 2012 (20th Annual IEEE International Symposium on Field-Programmable Custom Computing Machines), Apr 2012, Toronto, Canada. pp.200-207
Conference papers
hal-00750343v1
|
|
Lightweight reconfiguration security services for AXI-based MPSoCsFPL 2012 (22nd International Conference on Field Programmable Logic and Applications), Aug 2012, Oslo, Norway. pp.655-658, ⟨10.1109/FPL.2012.6339233⟩
Conference papers
hal-00750332v1
|
Asymmetric Cache Coherency: Improving Multicore Performance for Non-uniform Workloads6th Int. Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC'11), Jun 2011, France
Conference papers
hal-00671062v1
|
|
Modélisation et contrôle de la reconfiguration dynamique et partielleSympA 2011, May 2011, France
Conference papers
hal-00663442v1
|
|
|
A Reconfigurable Multi-core cryptoprocessor for Multi-channel Communication SystemsIPDPS - 25th IEEE International Parallel & Distributed Processing Symposium, May 2011, Anchorage, United States. pp.199-206
Conference papers
hal-00595998v1
|
Efficient Key-Dependent Message Authentication in Reconfigurable HardwareInternational Conference on Field-Programmable Technology (FPT'11), Dec 2011, India
Conference papers
hal-00671191v1
|
|
Design and implementation of a multi-core crypto-processor for software defined radiosSymposium on Applied Reconfigurable Computing, Mar 2011, Belfast, United Kingdom. pp.29-40, ⟨10.1007/978-3-642-19475-7_5⟩
Conference papers
hal-00668594v1
|
|
|
Management of reconfigurable multi-standards ASIP-based receiverSOC-SIP : colloque national du groupe de recherches System On Chip - System In Package, Jun 2011, Lyon, France
Conference papers
hal-00724998v1
|
Dynamic applications on reconfigurable systems: From UML model design to FPGAs implementationDesign, Automation & Test in Europe Conference & Exhibition (DATE), Mar 2011, Grenoble, France. ⟨10.1109/DATE.2011.5763315⟩
Conference papers
hal-01167776v1
|
|
|
Distributed security for communications and memories in a multiprocessor architectureRAW 2011 (18th Reconfigurable Architectures Workshop), May 2011, Anchorage, Alaska, United States. pp.326-329, ⟨10.1109/IPDPS.2011.158⟩
Conference papers
ujm-00664284v1
|
UML design for dynamically reconfigurable embedded systemsDesign Automation and Test in Europe, 2010, Dresden, Germany. pp.1195
Conference papers
hal-00486748v1
|
|
Predictibility of inter-components latency in a Software Communications Architecture Open Environment24th IEEE International Parallel and Distributed Processing Symposium, Apr 2010, Atlanta, United States
Conference papers
hal-00486627v1
|
|
|
Rapid application development on multi-processor reconfigurable systemsThe International Conference on Field Programmable Logic and Applications (FPL), Aug 2010, Milan, Italy. ⟨10.1109/FPL.2010.65⟩
Conference papers
hal-00488527v1
|
UML design for dynamically reconfigurable multiprocessor embedded systems,Design, Automation & Test in Europe Conference & Exhibition, 2010, Germany. pp.1195 - 1200
Conference papers
hal-00488582v1
|
|
Self-reconfigurable embedded systems: from modeling to implementationEngineering of Reconfigurable Systems and Algorithms, Jul 2010, Las Vegas, Nevada, United States
Conference papers
hal-00488577v1
|
|
A Multi-Core AES Cryptoprocessor for Multi-Channel SDRMilitary Communication and Information Systems Conference, MCC 2010, Sep 2010, Wroclaw, Poland. pp.1-7
Conference papers
ujm-00552208v1
|
|
Modeling and formal control of partial dynamic reconfigurationReconfig, 2010, Cancun, Mexico
Conference papers
hal-00663437v1
|
|
Latency estimation due to middleware used in Software Defined Radio Platform6th Workshop on Software Radio, Mar 2010, Karlsruhe, Germany
Conference papers
hal-00486626v1
|
|
A co-design approach for embedded system modeling and code generation with UML and MARTE,Design, Automation & Test in Europe, 2009, France
Conference papers
hal-00369036v1
|
|
A Reconfigurable Crypto Sub System for the Sotware Communication ArchitectureIEEE Military Communications Conference, MILCOM 2009, Oct 2009, Boston, United States. pp.1-7
Conference papers
hal-00479692v1
|
|
IP reuse in an MDA MPSoPC co-design approachInternational Conference on Microelectronics (ICM'09), Dec 2009, Morocco. pp.0
Conference papers
hal-00454761v1
|
|
Networked Self-Adaptive Systems: An Opportunity for Configuring in the LargeInt. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA), Jul 2009, Las Vegas, USA, France
Conference papers
hal-00422136v1
|
|
Configuration server for self-adaptive architecturesDASIP, Sep 2009, Sophia Antipolis, France. Paper ID: 47
Conference papers
hal-00422161v1
|
|
Reconfigurable MPSoCs for On-Demand ComputingGRETSI 2009, Sep 2009, Dijon, France. pp.1
Conference papers
hal-00422152v1
|
|
Memory Security Management for Reconfigurable embedded SystemsInternational Conference on Field-Programmable Technology 2008, 2008, Taiwan
Conference papers
hal-00369049v1
|
|
System level design space exploration for multiprocessor system on chipIEEE Computer Society Annual Symposium on VLSI, 2008, France
Conference papers
hal-00369061v1
|
|
A Method for A Priori Implementation Effort Estimation for Hardware DesignIntl. Consortium for Educational Development, 2008, Malaysia
Conference papers
hal-00369055v1
|
|
A Comparative Study of Two Software Defined Radio EnvironmentsSDR Forum Technical Conference, Oct 2008, Washington, United States
Conference papers
hal-00486625v1
|
|
A Code Compression Method to Cope with Security Hardware Overheads19th International Symposium on Computer Architecture and High Performance Computing, 2007, Gramado, RS, Brazil. pp.XX
Conference papers
hal-00174326v1
|
|
Bus Decryption Overhead Minimization with Code CompressionThe 3rd III IEEE Southern Conference on Programmable Logic, Feb 2007, Mar del Plata, Argentina. pp.XX
Conference papers
hal-00174323v1
|
|
NOC-centric Security of Reconfigurable SoCFirst International Symposium on Networks-on-Chip (NOCS'07), May 2007, France. pp.223-232, ⟨10.1109/NOCS.2007.32⟩
Conference papers
hal-00165452v1
|
|
IBC-EI: An Instruction Based Compression Method with Encryption and Integrity CheckingReCoSoC'07: International Workshop on Reconfigurable Communication Centric System-On-Chips, Jun 2007, Montpellier, France. pp.138-145
Conference papers
lirmm-00179500v1
|
|
A Code Compression Method with Encryption and Integrity CheckingCryptArchi: Cryptographic Architectures, Jun 2007, Montpellier, France
Conference papers
lirmm-00179964v1
|
|
How to Teach Hardware Security?International CryptArchi Workshop, Sep 2007, Montpellier, France
Conference papers
hal-00400015v1
|
|
|
Low latency solution for confidentiality and integrity checking in embedded systems with off-chip memoryReconfigurable communication-centric Socs 2007, Jun 2007, Montpellier, France
Conference papers
hal-00165288v1
|
How to Teach Hardware Security - A SurveyInternational CryptArchi Workshop, Sep 2007, Montpellier, France
Conference papers
hal-00400017v1
|
|
|
High Efficiency Protection Solution for Off-Chip Memory in Embedded Systemsinternational conference on engineering of reconfigurable systems & algorithms, Jun 2007, Las Vegas, United States. pp.117
Conference papers
hal-00153120v1
|
A Code Compression Method With Confidentiality and Integrity CheckingThe 2007 International Conference on Embedded Systems and Applications,, Jun 2007, Las Vegas, Nevada, United States. pp.XX
Conference papers
hal-00174321v1
|
|
The Allele Search Lab to Improve Heterogeneous Reconfigurable Platform Design SkillsThe 2nd International Workshop on Reconfigurable Computing Education, May 2007, Porto Allegre, Brazil. pp.XX
Conference papers
hal-00174324v1
|
|
Hardware implementation of a multi-mode hash architecture for MD5, SHA-1 and SHA-2Workshop on Design and Architectures for Signal and Image Processing, 2007, France. pp.XX
Conference papers
hal-00488632v1
|
|
|
Trusted computing - A new challenge for embedded systemsInternational Conference on Electronics, Circuits and Systems 2006, Dec 2006, Nice, France
Conference papers
hal-00124415v1
|
|
Reconfigurable Security Support for Embedded Systems2006, 8 p
Conference papers
hal-00089406v1
|
|
Secure architecture in embedded systems: an overview2006, 9 p
Conference papers
hal-00089408v1
|
|
IPSec Implementation Project using FPGA and Microcontroller2006, 5 p
Conference papers
hal-00089407v1
|
|
Secure architecture in embedded systems: an overviewReconfigurable communication-centric Socs 2006, Jun 2006, Montpellier, France
Conference papers
hal-00124412v1
|
A3S Method and Tools for Analysis of Real-Time Embedded SystemsInternational Workshop on Modeling and Analysis of Real-Time and Embedded Systems, Oct 2006, Genova, Italy
Conference papers
hal-00105595v1
|
|
Genetic algorithm for high level analysis and architecture explorationIP Based Design 2006 Workshop, Dec 2006, Grenoble, France. pp.XX
Conference papers
hal-00174325v1
|
|
|
Mapping SoC architecture Solutions for an Application based on PACM Model2006, 6 p
Conference papers
hal-00089400v1
|
Custom Instruction Integration Method within Reconfigurable SoC and FPGA DevicesThe International Conference on Microelectronics (ICM 2006), Dec 2006, Saudi Arabia. pp.XX
Conference papers
hal-00488567v1
|
|
|
Method for Embedded Application Prototyping based on SoC Platform and Architecture Model2006, 6 p
Conference papers
hal-00089403v1
|
Collaborative Monitors for Embedded System Security2006, pp.XX
Conference papers
hal-00089605v1
|
|
System Level Design with UML: a unified approachIEEE Symposium on Industrial Embedded System, Oct 2006, Antibes, France
Conference papers
hal-00105589v1
|
|
|
UML Framework for PIM and PSM Verification of SDR SystemsSDR Forum Technical Conference'05, 2005, Anaheim, CA, United States
Conference papers
hal-00084148v1
|
|
Configurable computing for high-security/high-performance ambient systems2005, 10 p
Conference papers
hal-00089410v1
|
|
Reconfigurable Security Primitive for Embedded Systems2005, 8 p
Conference papers
hal-00089411v1
|
|
Generic Design Space Exploration for Reconfigurable Architectures2005, 4 p
Conference papers
hal-00089409v1
|
Méthode d'exploration de l'espace de conception ciblant des architectures reconfigurablesJournées IEEE francophones sur l'Adéquation Algorithme Architecture (JFAAA 2005), Jan 2005, Dijon, France
Conference papers
hal-00400039v1
|
|
|
Software radio and dynamic reconfiguration on a DSP/FPGA platform3rd Karlsruhe Workshop on Software Radios, 2004, France. pp.XX
Conference papers
hal-00089420v1
|
Verification of system coherency at early architecture design stageSDR Forum General Meeting, 2004, Germany
Conference papers
hal-00089749v1
|
|
UML profiles towards waveform performances verificationWWRF11 Meeting Services and Applications Roadmaps, 2004, Norway. pp.XX
Conference papers
hal-00089750v1
|
|
|
High level analysis of multiprocessor system on chip2004, pp.8
Conference papers
hal-00089415v1
|
Dynamically Configurable Security for SRAM FPGA Bitstreams2004, pp.XX
Conference papers
hal-00089442v1
|
|
|
Platform Selection According to SoC Architecture: a case study2004, 6 p
Conference papers
hal-00089412v1
|
UML Profile for waveform SPS abstractionSDR forum Technical Conference, Nov 2004, Phoenix, United States
Conference papers
hal-00105601v1
|
|
|
IP Processor Core Platform Selection According to SoC Architecture: a case study2004, pp.5
Conference papers
hal-00089414v1
|
|
Metrics for high level analysis of multiprocessor system on chip2004, pp.XX
Conference papers
hal-00089416v1
|
UML Profile for SDR Hardware/Software Adequacy VerificationOMG's First Annual Software-Based Communications (SBC) Workshop: From Mobile to Agile Communications, 2004, United States. pp.XX
Conference papers
hal-00089751v1
|
|
Fast Prototyping of Reconfigurable Architectures: An Estimation And Exploration Methodology from System-Level Specifications2003, pp.XX
Conference papers
hal-00089446v1
|
|
Communication costs driven design space exploration for reconfigurable architectures2003, pp.XX
Conference papers
hal-00089443v1
|
|
|
Fast Prototyping of Reconfigurable Architectures From a C Program2003, pp.XX
Conference papers
hal-00089429v1
|
|
Interface design approach for system on chip based on configuration2003, pp.XX
Conference papers
hal-00089430v1
|
Partitioning and CoDesign tools & methodology for Reconfigurable Computing: The EPICURE philosophyJul 2003, pp.XX
Conference papers
hal-00106323v1
|
|
Fast Design Space Exploration Method for Reconfigurable Architectures2003, pp.XX
Conference papers
hal-00089445v1
|
|
Targeting Tiled Architectures in Design Exploration2003, pp.XX
Conference papers
hal-00089448v1
|
|
Flot d'exploration des architectures reconfigurablesJournées IEEE francophones sur l'Adéquation Algorithme Architecture (JFAAA 2005), Dec 2002, Monastir, Tunisie
Conference papers
hal-00400043v1
|
|
Vers une approche unifiée pour la conception globale de télécommunicationsJournées IEEE francophones sur l'Adéquation Algorithme Architecture (JFAAA 2005), Dec 2002, Monastir, Tunisie
Conference papers
hal-00400050v1
|
|
Estimation de performances à un niveau comportemental pour l'implantation sur composants FPGAs7ème Symposium en Architectures Nouvelles de Machines, 2001, Paris, France
Conference papers
hal-01017499v1
|
|
FPGA area time power estimation for DSP applicationsInternational Conference on Signal Processing Applications and Technologies, 2000, Dallas, United States
Conference papers
hal-01017479v1
|
|
Méthode de conception d'architectures hétérogènes pour les applications de traitement numérique du signal3ème Journées Nationales du Réseau Doctoral de Microélectronique, 2000, Montpellier, France
Conference papers
hal-01017483v1
|
|
Area time power estimation for FPGA based designs at a behavioral levelIEEE International Conference on Electronics, Circuits and Systems, 2000, Beirut, Lebanon. ⟨10.1109/ICECS.2000.911593⟩
Conference papers
hal-01017471v1
|
|
A hardware software co design methodology for heterogeneous architecture estimationInternational Conference on Signal Processing Applications and Technologies, 1999, Orlando, United States
Conference papers
hal-01017450v1
|
|
Estimation d'architectures hétérogènes pour les applications de traitement numérique du signal2ème Colloque du GDR CAO de Circuits Int égrés et Syst èmes, 1999, Aix-en-Provence, France
Conference papers
hal-01017443v1
|
|
A path analysis based partitioning for time constrained embedded systemsInt. Conference on Signal Processing Applications and Technology (ICSPAT, Mar 1998, Seattle, United States. pp.85-89
Conference papers
hal-01943417v1
|
|
Communication synthesis and HW/SW integration for embedded system designSixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98), Mar 1998, Seattle, United States. ⟨10.1109/HSC.1998.666237⟩
Conference papers
hal-01930644v1
|
|
A guide to take decisions earlier in the design flowICSPAT, Sep 1998, Toronto, Canada. pp.805-808
Conference papers
hal-02006659v1
|
|
Etude de la conception logiciel/matériel d’une application d’annulation d’écho acoustiquColloques CAO de circuits intégrés et systèmes, Jan 1997, Grenoble, France
Conference papers
hal-01410257v1
|
|
ARMHEx: a framework for efficient DIFT in real-world SoCsConference poster hal-01558475v1 |
HardBlare: an efficient hardware-assisted DIFC for non-modified embedded processorsHiPEAC, Jan 2016, Prague, Czech Republic. 2016
Conference poster
hal-01450844v1
|
|
|
HardBlare: a Hardware-Assisted Approach for Dynamic Information Flow TrackingSéminaire des doctorantes et doctorants en informatique de la Société Informatique de France, Apr 2016, Paris, France. 2016
Conference poster
hal-01311032v1
|
|
HardBlare: an efficient hardware-assisted DIFC for non-modified embedded processorsCHES 2015 - Workshop on Cryptographic Hardware and Embedded Systems, Sep 2015, Saint-Malo, France. 2015
Conference poster
hal-01252597v1
|
|
Efficient dynamic configuration of a multi-ASIP turbo decoderGDR SoC-SiP 2013 : Colloque National du Groupe de Recherche System on Chip -System in Package, Jun 2013, Lyon, France
Conference poster
hal-00876017v1
|
Security Trends for FPGASB. Badrignans, J.L. Danger, V. Fischer, G. Gogniat, L. Torres. Springer, 282 p., 2011, 978-94-007-1337-6
Books
lirmm-00616973v1
|
Protecting Behavioral IPs During Design Time: Key-Based Obfuscation Techniques for HLS in the CloudBehavioral Synthesis for Hardware Security, Springer International Publishing; Springer International Publishing, pp.71-93, 2022, ⟨10.1007/978-3-030-78841-4_5⟩
Book sections
hal-04115023v1
|
|
Towards NoC Protection of HT-Greyhole AttackAlgorithms and Architectures for Parallel Processing, 12454, Springer International Publishing, pp.309-323, 2020, Lecture Notes in Computer Science, ⟨10.1007/978-3-030-60248-2_21⟩
Book sections
hal-03606358v1
|
|
End-to-End Bitstreams Repository Hierarchy for FPGA Partially Reconfigurable SystemsGuy Gogniat, Dragomir Milojevic, Adam Morawiec, Ahmet Erdogan. Algorithm-Architecture Matching for Signal and Image Processing, Springer, pp.171-194, 2011, Lecture Notes in Electrical Engineering
Book sections
hal-00670954v1
|
|
Chapter 5: Hardware Security in Embedded SystemsEditied by F. Krief. Communicating Embedded Systems, Network Applications, ISTE Ltd and John Wiley & Sons, Inc,, pp.139 - 174, 2010
Book sections
hal-00488578v1
|
|
Chapitre 5 : La sécurité matérielle des systèmes embarqués,Les systèmes embarqués communicants : mobilité, sécurité, autonomie (Traité IC2, série réseaux et télécoms), sous la direction de F. Krief, Hermes - Lavoisier, p. 143-173, 2008
Book sections
hal-00369028v1
|
|
From MDD concepts to experiments and illustrationsSchedulability Analysis and MDD, International Scientific and Technical Encyclopedia, 111-130 - Chapter 7, 2006
Book sections
hal-00270008v1
|
|
Model driven Engineering for distributed Real-Time Embedded Systems: From MDD concepts to Experiments and IllustrationsFrom MDD concepts to Experiments and Illustrations, x, Chapt 7, 110-130, 2006
Book sections
hal-00105614v1
|
|
A Modeling Method for Reconfigurable ArchitecturesThe Kluwer International Series in Engineering and Computer Science. System-on Chip for Real Time Applications, Springer, pp.170-180, 2003
Book sections
hal-00106213v1
|
Procédé de reconfiguration d'un ensemble de composants d'un circuit électronique, système de reconfiguration et procédé de transmission de données correspondantsFrance, N° de brevet: FR 0850641. 2008
Patents
hal-00447022v1
|
|
Adaptive Cooperative Caching for Many-cores systems2013, pp.89-92
Other publications
hal-00847002v1
|
|
Bitstreams Repository Hierarchy for FPGA Partially Reconfigurable Systems2008
Preprints, Working Papers, ...
hal-00369078v1
|
|
Une Plate-Forme Légère Reconfigurable Partiellement à Distance2008
Preprints, Working Papers, ...
hal-00202146v1
|