- 108
- 13
- 9
- 8
- 6
- 5
- 5
- 3
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
Michel Robert
170
Documents
Researcher identifiers
michel-robert
-
0000-0002-5075-2898
Presentation
Michel ROBERT (PhD:1987) is Professor at the University of Montpellier (France), where he’s teaching microelectronics in the engineering program. His present research interests at the Montpellier Laboratory of Informatics, Robotics, and Micro-electronics ([LIRMM](https://www.lirmm.fr/)) are design and modelisation of system on chip architectures. He is author or co-author of more than 300 publications in the field of CMOS integrated circuits design. He has supervised around forty doctoral thesis. He chaired the IFIP WG 10.5 (International Federation for Information Processing) from 2007 to 2011.
He served as director of the doctoral school, of the LIRMM research laboratory, then of the laboratory of excellence for digital solutions and modeling for the environment and the living, before becoming president of the University of Montpellier (2012-2015). He has held various national responsibilities in monitoring and evaluation in higher education and research. He was Director of the Institutional Evaluation Department of the High Council for the Evaluation of Research and Higher Education (Hcéres) from 2016 to 2021.
Publications
- 4
- 4
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 78
- 72
- 40
- 35
- 27
- 21
- 20
- 20
- 12
- 11
- 11
- 10
- 10
- 9
- 9
- 8
- 8
- 8
- 8
- 8
- 8
- 6
- 6
- 6
- 6
- 6
- 6
- 6
- 5
- 5
- 5
- 5
- 5
- 5
- 4
- 4
- 4
- 4
- 4
- 4
- 4
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 155
- 15
- 5
- 3
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 2
- 3
- 3
- 2
- 3
- 3
- 1
- 3
- 3
- 5
- 8
- 12
- 17
- 17
- 6
- 26
- 13
- 11
- 16
- 4
- 5
- 1
- 3
- 1
- 1
- 1
- 2
- 1
|
The Meaning of Assessment in Higher Education and ResearchSBC/SBMicro/CASS-RS Special Event, IEEE CASS Rio Grande do Sul Chapter, Jun 2021, Rio Grande, Brazil
Conference papers
lirmm-03279878v1
|
L’impact énergétique des flux de données numériquesColloque Energie du CNRS, Cellule énergie du CNRS, Dec 2021, Paris, France
Conference papers
hal-03521821v1
|
|
|
Exploration of Energy-Proportional Distributed Systems13e Colloque National du GDR SoC², Jun 2019, Montpellier, France
Conference papers
hal-03326292v1
|
|
OpenMP scheduling on ARM big.LITTLE architectureMULTIPROG 2016 - 9th International Workshop on Programmability and Architectures for Heterogeneous Multicores, HIPEAC, Jan 2016, Prague, Czech Republic
Conference papers
lirmm-01377630v1
|
|
Full-System Simulation of big.LITTLE Multicore Architecture for Performance and Energy ExplorationMCSoC: Embedded Multicore/Many-core Systems-on-Chip, Sep 2016, Lyon, France. pp.201-208, ⟨10.1109/MCSoC.2016.20⟩
Conference papers
lirmm-01418745v1
|
|
Design Exploration for next Generation High-Performance Manycore On-chip Systems: Application to big.LITTLE ArchitecturesISVLSI: International Symposium on Very Large Scale Integration, Jul 2015, Montpellier, France. pp.551-556, ⟨10.1109/ISVLSI.2015.28⟩
Conference papers
lirmm-01255927v1
|
|
Simultaneous multithreading support in embedded distributed memory MPSoCsDAC 2013 - 50th Design Automation Conference, May 2013, Austin, United States. pp.83:1-83:7, ⟨10.1145/2463209.2488836⟩
Conference papers
lirmm-01391168v1
|
|
Open-Scale: A Scalable, Open-Source NOC-based MPSoC for Design Space ExplorationReConFig 2011 - International Conference on Reconfigurable Computing and FPGAs, Nov 2011, Cancun, Mexico. pp.357-362, ⟨10.1109/ReConFig.2011.66⟩
Conference papers
hal-01139181v1
|
Adaptation in MP-SoCs: Opportunities for Meeting the Upcoming Design ChallengesNEWCAS 2010 - 8th IEEE International New Circuits and Systems Conference, Jun 2010, Montreal, QC, Canada
Conference papers
lirmm-00504878v1
|
|
|
Adaptation Strategies in Multiprocessors System on ChipVLSI-SoC: Very Large Scale Integration - System-on-Chip, Sep 2010, Madrid, Spain. pp.233-257, ⟨10.1007/978-3-642-28566-0_10⟩
Conference papers
hal-01515993v1
|
|
Spatial EM Jamming: a Countermeasure Against EM Analysis ?VLSI-SoC'10: 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, Madrid, Spain. pp.105-110
Conference papers
lirmm-00544358v1
|
|
Providing Better Multi-Processor Systems-on-Chip Resources Utilization by Means of Using a Control-Loop Feedback MechanismReConFig 2010 - International Conference on ReConFigurable Computing and FPGAs, Dec 2010, Cancun, Mexico. pp.382-387, ⟨10.1109/ReConFig.2010.17⟩
Conference papers
lirmm-00548837v1
|
|
Incoherence Analysis and its Application to Time Domain EM Analysis of Secure CircuitsAPEMC 2010 - Asia-Pacific Symposium on Electromagnetic Compatibility, Apr 2010, Beijing, China. pp.1039-1042, ⟨10.1109/APEMC.2010.5475481⟩
Conference papers
lirmm-00607894v1
|
Adaptative Integrated Systems for Optimal Hardware UsageEcole d'hiver Francophone sur les Technologies de Conception des Systèmes Embarqués Hétérogènes (FETCH 2010), Jan 2010, Chamonix, France
Conference papers
lirmm-00450767v1
|
|
|
Differential Power Analysis Enhancement with Statistical PreprocessingDATE: Design, Automation and Test in Europe, 2010, Dresden, Germany. pp.1301-1304, ⟨10.1109/DATE.2010.5457007⟩
Conference papers
lirmm-00548738v1
|
|
Digital Timing Slack Monitors and their Specific Insertion Flow for Adaptive Compensation of VariabilitiesPATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2009, Delft, Netherlands. pp.266-275, ⟨10.1007/978-3-642-11802-9_31⟩
Conference papers
lirmm-00433462v1
|
|
Un nouveau système d'instrumentation en ligne pour la caractérisation et l'adaptation dynamique aux variationsFTFC: Faible Tension - Faible Consommation, Jun 2009, Neuchâtel, Suisse
Conference papers
lirmm-00404810v1
|
Systèmes intégrés "Hétérogènes" FlexiblesFETCH'09: Ecole d'Hiver Francophone sur les Technologies de Conception des Systèmes Embarqués Hétérogènes, Jan 2009, Chexbres, Switzerland
Conference papers
lirmm-00358501v1
|
|
Baf: A Bio-Inspired Agent Framework for Distributed Pervasive ApplicationsGEM'08: Genetic and Evolutionary Mechanisms, Las Vegas, USA, pp.N/A
Conference papers
lirmm-00374063v1
|
|
|
Enhancing Electromagnetic Attacks using Spectral Coherence based CartographyVLSI-SoC 2009 - 17th IFIP International Conference on Very Large Scale Integration, Oct 2009, Florianopolis, Brazil. pp.11-16, ⟨10.1109/VLSISOC.2009.6041323⟩
Conference papers
lirmm-00429342v1
|
JubiTool: Unified Design Flow for the Perplexus SIMD Hardware AcceleratorCEC'09: IEEE Congress on Evolutionary Computation, 2009, Trondheim, Norway. pp.2070-2075
Conference papers
lirmm-00372859v1
|
|
Evaluation on FPGA of Triple Rail Logic Robustness Against DPA and DEMADATE: Design, Automation and Test in Europe, 2009, Nice, France. pp.634-639, ⟨10.1109/DATE.2009.5090744⟩
Conference papers
lirmm-00372847v1
|
|
On-Chip Timing Slack MonitoringVLSI-SoC: Very Large Scale Integration - System-on-Chip, Oct 2009, Florianopolis, Brazil. pp.89-94, ⟨10.1109/VLSISOC.2009.6041336⟩
Conference papers
lirmm-00429350v1
|
|
An Innovative Timing Slack Monitor for Variation Tolerant CircuitsICICDT: International Conference on IC Design & Technology, May 2009, Austin, TX, United States. pp.215-218, ⟨10.1109/ICICDT.2009.5166299⟩
Conference papers
lirmm-00371174v1
|
|
A Bio-Inspired Agent Framework for Hardware Accelerated Distributed Pervasive ApplicationsAHS'09: NASA/ESA Conference on Adaptive Hardware and Systems, Jul 2009, San Fransisco, United States. pp.415-422, ⟨10.1109/AHS.2009.54⟩
Conference papers
lirmm-00419914v1
|
|
Statistical Sizing Methodology of an SRAM in Presence of Signal Races and Variability ConditionsIFIP VLSI-SOC 2008 - IFIP/IEEE WG 10.5 International Conference on Very Large Scale Integration, pp.193-198
Conference papers
lirmm-00332762v1
|
|
Circuits et Systèmes Microélectroniques Complexes : Modélisation et Calcul ScientifiqueAcadémie des Technologies, France. pp.P nd
Conference papers
lirmm-00269736v1
|
|
|
The Perplexus Programming Framework: Combining Bio-inspiration and Agent-Oriented Programming for the Simulation of Large Scale Complex SystemsICES 2008 - International Conference on Evolvable Systems, Sep 2008, Prague, Czech Republic. pp.402-407, ⟨10.1007/978-3-540-85857-7_36⟩
Conference papers
lirmm-00282971v1
|
Prototyping Secure Triple Track Logic (STTL) Robustness Against DPA & DEMA on FPGACryptArchi: Cryptographic Architectures, Jun 2008, Tregastel, France
Conference papers
lirmm-00373539v1
|
|
|
MPI-Based Adaptive Task Migration Support on the HS-Scale SystemISVLSI 2008 - IEEE Computer Society Annual Symposium on VLSI, Apr 2008, Montpellier, France. pp.105-110, ⟨10.1109/ISVLSI.2008.87⟩
Conference papers
lirmm-00280687v1
|
|
Étude des violations de temps d'établissement et de maintien dues aux variations du processus de fabrication dans un opérateur arithmétiqueJNRDM 2008 - 11e Journées Nationales du Réseau Doctoral de Microélectronique, May 2008, Bordeaux, France
Conference papers
lirmm-00281175v2
|
|
Impact de la variabilité des caractéristiques temporelles des cellules combinatoires et séquentielles sur un opérateur numériqueFTFC: Faible Tension - Faible Consommation, May 2008, Louvain-La-Neuve, Belgique
Conference papers
lirmm-00283731v1
|
|
A Novel Dummy Bitline Driver for Read Margin Improvement in an eSRAMDELTA 2008 - 4th IEEE International Symposium on Electronic Design, Test and Applications, Jan 2008, Hong Kong, China. pp.107-110, ⟨10.1109/DELTA.2008.72⟩
Conference papers
lirmm-00243966v1
|
|
A Comparative Study of Variability Impact on Static Flip-Flop Timing CharacteristicsICICDT: International Conference on IC Design and Technology, Jun 2008, Grenoble, France. pp.167-170
Conference papers
lirmm-00305246v1
|
A Non-Volatile Field Programmable Gate Array using Thermally Assisted Switching MRAMsICESCA'08: International Conference on Embedded Systems & Critical Applications, May 2008, Gammarth, Tunisia. pp.95-100
Conference papers
lirmm-00282964v1
|
|
|
Evaluating the Robustness of Secure Triple Track Logic Through PrototypingSBCCI'08: Symposium on Integrated Circuits and Systems Design, Sep 2008, Gramado, Brazil, France. pp.193-198, ⟨10.1145/1404371.1404425⟩
Conference papers
lirmm-00373516v1
|
Setup and Hold Timing Violations Induced by Process Variations, in a Digital MultiplierISVLSI: International Symposium on Very Large Scale Integration, Apr 2008, Montpellier, France. pp.316-321, ⟨10.1109/ISVLSI.2008.70⟩
Conference papers
lirmm-00280809v1
|
|
Statistical Sizing of an eSRAM Dummy Bitline Driver for Read Margin Improvement in the Presence of Variability AspectsISVLSI'08: IEEE Computer Society Annual Symposium on VLSI, Apr 2008, Montpellier, France, pp.310-315
Conference papers
lirmm-00280716v1
|
|
Bio-Inspiration Helps Computers: An New MachineFPL'08: The 18th International Conference on Field-Programmable Logic and Applications, Sep 2008, Heidelberg, Germany. pp.697-698
Conference papers
lirmm-00326534v1
|
|
|
Triple Rail Logic Robustness against DPAReConFig 2008 - International Conference on Reconfigurable Computing and FPGAs, Dec 2008, Cancun, Mexico. pp.415-420, ⟨10.1109/ReConFig.2008.75⟩
Conference papers
lirmm-00350573v1
|
|
Process Variability Considerations in the Design of an eSRAMMTDT 2007 - IEEE International Workshop on Memory Technology, Design and Testing, Dec 2007, Taipei, Taiwan. pp.23-26, ⟨10.1109/MTDT.2007.4547609⟩
Conference papers
lirmm-00275258v1
|
Uma Arquitetura Dinamicamente Reconfiguràvel para Criptografia Robusta contra Ataques pour Canais ColateraisREC'07: Actas das III Jornadas Sobre Sistemas Reconfiguràveis, Feb 2007, Lisboa, Portugal, pp.45-53
Conference papers
lirmm-00188346v1
|
|
Process Variabilities and Performances in a 90nm embedded SRAMIEEE International Integrated Reliability Workshop, Oct 2007, pp.050-055
Conference papers
lirmm-00198373v1
|
|
|
Méthodologie d'estimation de l'influence de la variabilité sur un opérateur numériqueFTFC 2007 - 6e journées d'Etudes Faible Tension Faible Consommation, May 2007, Paris, France
Conference papers
lirmm-00204621v1
|
Application Case Studies on HS-Scale, a MP-SOC for Embbeded SystemsEmbedded Computer Systems: Architectures, Modeling and Simulation (SAMOS), Jul 2007, Samos, Greece. pp.88-95, ⟨10.1109/ICSAMOS.2007.4285738⟩
Conference papers
lirmm-00179513v1
|
|
Improvement of Dual Rail Logic as a Countermeasure Against DPAVLSI-SoC 2007 - IFIP International Conference on Very Large Scale Integration, Oct 2007, Atlanta, GA, United States. pp.270-275, ⟨10.1109/VLSISOC.2007.4402510⟩
Conference papers
lirmm-00186174v1
|
|
|
Analysis and Improvement of Dual Rail Logic as a Countermeasure Against DPAPATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2007, Gothenburg, Sweden. pp.340-351, ⟨10.1007/978-3-540-74442-9_33⟩
Conference papers
lirmm-00175100v1
|
Architectural Issues in Homogeneous NOC-Based MPSOCRSP'07: 18th IEEE/IFIP International Workshop on Rapid System Prototyping, May 2007, Porto Alegre, Brazil, pp.139-142
Conference papers
lirmm-00179622v1
|
|
An Adaptative MP-SoC Architecture for Embedded SystemsCAR'07: 2nd National Workshop on Control Architectures of Robots: From Models to Execution on Distributed Control Architectures, Jun 2007, Paris, France. pp.101-107
Conference papers
lirmm-00179505v1
|
|
HS Scale: A Run-Time Adaptable MP-SoC ArchitectureReCoSoC'07: International Workshop on Reconfigurable Communication Centric System-On-Chips, Jun 2007, Montpellier, France. pp.CDROM
Conference papers
lirmm-00179482v1
|
|
HS-Scale: A Hardware-Software Scalable MP-SOC Architecture for Embedded SystemsISVLSI'07: IEEE Computer Society Annual Symposium on VLSI, 2007, Porto Allegre, Brazil, pp.21-28
Conference papers
lirmm-00154074v1
|
|
|
A Cryptographic Coarse Grain Reconfigurable Architecture Robust Against DPAIPDPS 2007 - 21th International Parallel and Distributed Processing Symposium, Mar 2007, Long Beach, CA, United States. pp.1-8
Conference papers
lirmm-00179638v1
|
The Perplexus ProjectDASIP'07: Workshop on Design and Architectures for Signal and Image Processing, Nov 2007, Grenoble, France, France. pp.N/A
Conference papers
lirmm-00202692v1
|
|
Variabilité de Process et Performances des Mémoires SRAM EmbarquéesFTFC'07: 6èmes Journées d'Etudes Faible Tension Faible Consommation, May 2007, Paris, France, pp.7-11
Conference papers
lirmm-00178319v1
|
|
Implémentation Matérielle d'une Arithmétique Résistante aux FuitesRenPar/ SympAAA/ CFSE - Rencontres Francophones en Parallélisme, Architecture, Adéquation Algorithmes Architecture et Système, Oct 2006, Canet en Roussillon, France. pp.57-74
Conference papers
lirmm-00107317v1
|
|
|
Security Evaluation of Dual Rail Logic Against DPA AttacksVLSI-SoC 2006 - 14th IFIP International Conference on Very Large Scale Integration, Oct 2006, Nice, France. pp.181-186, ⟨10.1109/VLSISOC.2006.313230⟩
Conference papers
lirmm-00109692v1
|
A Leak Resistant SoC to Counteract Side Channel AttacksSOC'06: International Symposium on System-On-Chip, Nov 2006, Tampere, Finlande, pp.N/A
Conference papers
lirmm-00352713v1
|
|
Dynamic hardware multiplexing: improving adaptability with a run time reconfiguration managerISVLSI 2006 - IEEE Computer Society Annual Symposium on VLSI, Mar 2006, Karlsruhe, Germany. pp.251-256, ⟨10.1109/ISVLSI.2006.38⟩
Conference papers
lirmm-00102766v1
|
|
|
A Leak Resistant Architecture Against Side Channel AttacksFPL: Field-Programmable Logic and Applications, Aug 2006, Madrid, Spain. pp.881-884, ⟨10.1109/FPL.2006.311335⟩
Conference papers
lirmm-00102784v1
|
|
Current Mask Generation: A Transistor Level Security Against DPA AttacksSBCCI 2005 - 18th annual symposium on Integrated circuits and system design, Sep 2005, Florianolpolis, Brazil. pp.115-120, ⟨10.1145/1081081.1081114⟩
Conference papers
lirmm-03704230v1
|
|
Current Mask Generation: an Analog Circuit to Thwart DPA AttacksVLSI-SoC 2005 - 13th International Conference on Very Large Scale Integration of System on Chip, Oct 2005, Perth, Australia. pp.317-330, ⟨10.1007/978-0-387-73661-7_20⟩
Conference papers
lirmm-00102782v1
|
Run-Time Scheduling for Random Multi Tasking in Reconfigurable CoprocessorsFPL'05 IEEE : 15th International Workshop on Field-Programmable Logic and Applications, Aug 2005, Tampere (Finlande), pp.703-706
Conference papers
lirmm-00106057v1
|
|
Asynchronous Dual rail Cells to Secure Cryptosystem Against Side Channel AttacksSAME'05: Sophia-Antipolis Forum on MicroElectronics, Oct 2005, Sophia-Antipolis
Conference papers
lirmm-00106539v1
|
|
A GALS Network on Chip with Quality of Service supportSAME'05: Sophia-Antipolis Forum on MicroElectronics, Oct 2005, Sophia Antipolis, France. pp.199-207
Conference papers
lirmm-00106526v1
|
|
|
A Method to Design Compact Dual-rail Asynchronous PrimitivesPATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2005, Leuven, Belgium. pp.571-580, ⟨10.1007/11556930_58⟩
Conference papers
hal-00105846v1
|
Pixel Level Silicon Integration of Motion EstimationDDECS: Design and Diagnostics of Electronic Circuits and Systems, Apr 2005, Sopron, Hungary. pp.93-98
Conference papers
lirmm-00105989v1
|
|
Focal Plane Integration of Image Texture Coding for Pixel CorrespondencePRIME: PhD Research in Microelectronics and Electronics, Jul 2005, Lausanne, Switzerland. pp.327-330
Conference papers
lirmm-00106065v1
|
|
Packet-Switching Network-On-Chip Features Exploration and CharacterizationVLSI-SOC'05: IFIP International Conference on Very Large Scale Integration, Oct 2005, Perth, Australia. pp.403-409
Conference papers
lirmm-00106440v1
|
|
|
An Integrated Image Motion Sensor for Micro Camera ModuleVLSI-SoC: Very Large Scale Integration - System-on-Chip, Oct 2005, Perth, Australia. pp.333-338
Conference papers
lirmm-00106497v1
|
Design of Compact Dual Rail Asynchronous PrimitivesDCIS 2005 - 20th Conference on Design of Circuits and Integrated Systems, 2005, Lisbonne, Portugal
Conference papers
lirmm-00106434v1
|
|
Estimation du Mouvement Global par Mesures Locales PériphériquesREAD: Rétines Electroniques / Asic-FPGA et DSP pour la Vision et le Traitement d'Images en Temps Réel, Jun 2005, Institut National des Télécommunications, Ivry, France. pp.77-82
Conference papers
lirmm-00106520v1
|
|
La Technologie Asynchrone QDI pour la Sécurité des CryptosystèmesJNRDM 2005 - 8e Journées Nationales du Réseau Doctoral de Microélectronique, May 2005, Paris, France. pp.461-463
Conference papers
lirmm-00106530v1
|
|
Gestion Matérielle du Parallélisme pour les Architectures Reconfigurables à Grain EpaisJFAAA'05: Journées Francophones sur l'Adéquation Algorithme Architecture, Jan 2005, Dijon, France. pp.15-20
Conference papers
lirmm-00106510v1
|
|
A RTR Hardware Controller for DSP Kernel Scheduling in Coarse Grain Reconfigurable ArchitectureIPDPS'05: International Parallel and Distributed Processing SymposiumRAW'05: Reconfigurable Architectures Workshop, Apr 2005, pp.485-489
Conference papers
lirmm-00105958v1
|
|
A Mesh Based Network on Chip characterization : A GALS ApproachDCIS 2005 - 20th Conference on Design of Circuits and Integrated Systems, Nov 2005, Lisbonne, Portugal. pp.10-15
Conference papers
lirmm-00106054v1
|
|
|
An Image Sensor with Global Motion Estimation for Micro Camera ModuleACIVS: Advanced Concepts for Intelligent Vision Systems, Sep 2005, Anvers, Belgium. pp.713-721
Conference papers
lirmm-00106498v1
|
Méthode de Conception de Primitives Asynchrones Double RailFTFC'05 : 5èmes Journées d'Etudes Francophones Faible Tension - Faible Consommation, May 2005, Paris, France, pp.23-27
Conference papers
lirmm-00106003v1
|
|
Automatic Task Scheduling/Loop Unrolling Using Dedicated RTR Controllers in Coarse Grain Recongigurable ArchitecturesIPDPS'05: International Parallel and Distributed Processing Symposium, RAW'05: Reconfigurable Architectures Workshop, Apr 2005, Denver, Colorado (USA), pp.148
Conference papers
lirmm-00105985v1
|
|
|
Test Engineering Education in Europe: The EuNICE Test ProjectEDUTECH'05, 2005, France
Conference papers
lirmm-00106506v1
|
Défi en CAO de Circuits et Systèmes Intégrés : Recherche, Formations, MétiersCNFM'04 : 8ème Journées Pédagogiques du Comité National de Formation en Microélectronique, 2004, Saint-Malo, France. pp. 31-37
Conference papers
hal-00005846v1
|
|
Réseaux d'interconnexion pour les systèmes sur Puce : le réseau HERMESSCS 2004 - Signaux, Circuits et Systèmes, Mar 2004, Monastir, Tunisia. pp.35-40
Conference papers
lirmm-00352701v1
|
|
|
Block Constraints Budgeting in Timing-Driven Hierarchical FlowDCIS: Design of Circuits and Integrated Systems, Nov 2004, Bordeaux, France. pp.930-935
Conference papers
lirmm-00108941v1
|
CAO des Circuits et Systèmes sur Puce : Etat de l'Art, Enjeux et Perspectives ScientifiquesArchitectures d'Interfaces et MicrocontrôleursPuissance en Electronique, May 2004, Carry le Rouet, France
Conference papers
lirmm-00108669v1
|
|
|
Design Optimization with Automated Cell GenerationPATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2004, Santorini, Greece. pp.722-731, ⟨10.1007/978-3-540-30205-6_74⟩
Conference papers
lirmm-00108894v1
|
System On Chip (SOC) : Du Composant... au ComposantJournées Nationales du GDR et RTP Nanoélectronique, May 2004, Aussois, France
Conference papers
lirmm-00108673v1
|
|
Réseau d'interconnexion pour les systèmes sur pucesJNRDM'04: 7èmes Journées Nationales du Réseau Doctoral de Microélectronique, May 2004, Marseille, France. pp.451-453
Conference papers
lirmm-00355900v1
|
|
Secured Structures for Secured Asynchronous QDI CircuitsDCIS: Design of Circuits and Integrated Systems, Nov 2004, Bordeaux, France
Conference papers
hal-01393250v1
|
|
A Flexible Aware Budgeting for Hierarchical Flow Timing ClosureICCAD 2004 - 1st IEEE International Conference on Computer Aided Design, Nov 2004, San Jose, United States. pp.261-265, ⟨10.1109/ICCAD.2004.1382583⟩
Conference papers
lirmm-00108940v1
|
|
Conception et Modélisation de Briques Elémentaires CMOSCNFM'04 : 8ème Journées Pédagogiques du Comité National de Formation en Microélectronique, 2004, Saint-Malo, France. pp.35-37
Conference papers
lirmm-00108672v1
|
|
Automatic Layout Synthesis Based Performance OptimizationIWLS: International Workshop on Logic Synthesis, Jun 2004, Temecula, CA, United States. pp.80-85
Conference papers
lirmm-00108654v1
|
|
|
Metrics for Digital Signal Processing Architectures Characterization: Remanence and ScalabilitySAMOS 2004 - 4th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, Jul 2004, Samos, Greece. pp.128-137
Conference papers
lirmm-00269656v1
|
A Novel Approach for Architectural Model Characterization. An Example through the Systolic Ring.FPL 2003 - 12th International Workshop on Field-Programmable Logic and Applications, Sep 2003, Lisbon, Portugal. pp.722-732, ⟨10.1007/978-3-540-45234-8_70⟩
Conference papers
lirmm-00269558v1
|
|
A Fast Prototyping and IP Migration Strategy Using Transistor Level SynthesisSAME: Sophia-Antipolis Forum on MicroElectronics, Oct 2003, Sophia Antipolis, France
Conference papers
lirmm-00269697v1
|
|
Systèmes Microélectroniques Complexes sur Puce (SOC) : Du Circuit à la PlateformeColloque Intertronic "Conception Numérique Intégrée : Hardware&Software", 2003, Montpellier, France
Conference papers
lirmm-00269734v1
|
|
|
An I.P. Migration and Prototyping Strategy Using Transistor Level SynthesisDCIS: Design of Circuits and Integrated Systems, Nov 2003, Ciudad Real, Spain. pp.266-271
Conference papers
lirmm-00269694v1
|
|
Metrics for Reconfigurable Architectures Characterization: Remanence and ScalabilityIPDPS: International Parallel and Distributed Processing Symposium, Apr 2003, Nice, France. pp.176-180, ⟨10.1109/IPDPS.2003.1213324⟩
Conference papers
lirmm-00269655v1
|
Comparaison d'Architectures Dédiées au Traitement Numériques des Données : du Processeur aux Architectures ReconfigurablesRenPar/ SympAAA/ CFSE - Rencontres Francophones en Parallélisme, Architecture, Adéquation Algorithmes Architecture et Système, Oct 2003, La Colle sur Loup, France. pp.322-326
Conference papers
lirmm-00269654v1
|
|
|
Are Coarse Grain Reconfigurable Architectures Suitable for Cryptography?12th International Conference on Very Large Scale Integration of System-on-Chip (VLSI-SoC), Dec 2003, Darmstadt, Germany. pp.276-281
Conference papers
lirmm-00269699v1
|
Comparaison des Architectures Dédiées au Traitement des Données NumériquesJNRDM'03 : 6ièmes Journées Nationales du Réseau Doctoral de Microélectronique, May 2003, Toulouse (France), France. pp.115-117
Conference papers
lirmm-00269542v1
|
|
Caractérisation et Comparaison d'Architectures Reconfigurables Dynamiquement, un exemple : Le Systolic RingJFAAA'02: Journées Francophones sur l'Adéquation Algorithme Architecture, Dec 2002, Monastir, Tunisie. pp.30-34
Conference papers
lirmm-00269344v1
|
|
Iris Recognition System for Person IdentificationPRIS: Pattern Recognition in Information Systems, 2002, Alicante, Spain. pp.71-75
Conference papers
lirmm-00268616v1
|
|
Architectures Reconfigurables Dynamiquement pour Applications TSIColloque du GDR CAO de Circuits et Systèmes Intégrés, May 2002, Paris, France. pp.67-70
Conference papers
lirmm-00269321v1
|
|
Systèmes Microélectroniques Complexes sur Puce (SoC)CNFM: Comité National de Formation en Microélectronique, Nov 2002, St Malo, France
Conference papers
lirmm-00269346v1
|
|
|
Person Identification Technique Using Human Iris RecognitionIV 2002 - 15th International Conference on Vision Interface, May 2002, Calgary, Canada. pp.294-299
Conference papers
lirmm-00269539v1
|
Une Nouvelle Opération au CNFM : Le Programme SoC (Système sur Puce)CNFM 2002 - 7es Journées Pédagogiques du Comité National de Formation en Microélectronique, Nov 2002, St Malo, France. pp.67-70
Conference papers
lirmm-00269345v1
|
|
|
A wavelet core for video processingICIP 2000 - 7th IEEE International Conference on Image Processing, Sep 2000, Vancouver, Canada. pp.395-398, ⟨10.1109/ICIP.2000.899406⟩
Conference papers
lirmm-03704303v1
|
|
A Physical Synthesis Design Flow based on Virtual ComponentsDCIS: Design of Circuits and Integrated Systems, Nov 2000, Montpellier, France. pp.740-745
Conference papers
lirmm-00239439v1
|
Tool Box for Performance Driven Macrocell layout SynthesisEurochip Workshop on VLSI Design Training, Sep 1993, Toledo, Spain. pp.56-61
Conference papers
lirmm-00241348v1
|
|
Flexible Macrocell layout Generator4th ACM/SIGDA Physical Design Workshop, Layout Synthesis for the New Generation of VLSI ASIC Technologies, Apr 1993, UCLA Conference Center, CA, USA, pp.105-116
Conference papers
lirmm-00241344v1
|
|
Evaluation of Speed up Strategy from Gate Performance ModellingIFIP Workshop on Logic and Architecture Synthesis, Dec 1993, Grenoble, France, pp.193-208
Conference papers
lirmm-00241358v1
|
|
Application of Explicit Delay Time Modelling to CMOS Data Path Evaluation and Transistor SisingPATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 1992, Paris, France. pp.102-108
Conference papers
lirmm-00241327v1
|
|
An Accurate and Efficient Delay Time Modelling and its Application to CMOS Data Path Evaluation and Transistor SizingWorld Congress on Computation and Applied Mathematics, IMACS: International Association for Mathematics and Computers in Simulation, Jul 1991, Dublin, Ireland. pp.1661-1663
Conference papers
lirmm-00239387v1
|
|
|
Formal Sizing Rules of CMOS CircuitsEDAC 1991 - European Conference on Design Automation, Feb 1991, Amsterdam, Netherlands. pp.96-100, ⟨10.1109/EDAC.1991.206368⟩
Conference papers
lirmm-00239374v1
|
|
Evaluation of VLSI Layout Implementation for EfficiencyEURO-ASIC 1991 - European Conference on Design Automation with European Event in ASIC Design, May 1991, Paris, France. pp.362-365, ⟨10.1109/EUASIC.1991.212836⟩
Conference papers
lirmm-00239384v1
|
Distributed Pervasive Phylogenetic Application using a Bio-Inspired Agent FrameworkColloque GDR SoC-SiP, 2008, Paris, France. 2008
Conference poster
lirmm-00406765v1
|
|
Towards Self-Adaptability a Scalable MP-SOC Architecture ApproachColloque du GDR SoC-SiP, 2007, Paris, France. 2007
Conference poster
lirmm-00406773v1
|
|
Perplexus ProjectColloque du GDR SoC-SiP, 2007, Paris, France. 2007
Conference poster
lirmm-00406772v1
|
|
Test Engineering Education in Europe: The CRTC Experience Through the EuNICE-Test ProjectAchim Rettberg and Christophe Bobda. IFIP TC10 Working Conference: EduTech'05, Oct 2005, France. , pp.63-77, 2005
Conference poster
lirmm-00106564v1
|
|
Dynamic Hardware Multiplexing for Coarse Grain Reconfigurable ArchitecturesFPGA'05: ACM/SIGDA 9th International Symposium on Field Programmable Gate Arrays, Feb 2005, Monterey, CA, United States. ACM Press, 2005
Conference poster
lirmm-00105959v1
|
|
Packet-Switching Network-On-Chip Feature Exploration and CharacterizationRECoSoC'05: Reconfigurable Communication-Centric SoCs, Jun 2005, Montpellier, France. 2005
Conference poster
lirmm-00355893v1
|
|
|
The Systolic Ring: A Scalable Dynamically Reconfigurable Core for Embedded SystemsSAME'02: Sophia-Antipolis Forum on MicroElectronics, Oct 2002, Sophia-Antipolis, France. pp.85-90, 2002
Conference poster
lirmm-00269322v1
|
|
Le sens de l'évaluation dans l'enseignement supérieur et la recherche2020, 978-2-9573353-0-5
Books
lirmm-02917486v1
|
First International Conference on Embedded Systems and Critical Applications (ICESCA 2008)2008
Books
lirmm-00342663v1
|
|
SOC Design MethodologiesSpringer, 2002, ⟨10.1007/978-0-387-35597-9⟩
Books
hal-00083323v1
|
|
Towards Autonomous Scalable Integrated SystemsDesign Technology for Heterogeneous Embedded Systems, Springer, pp.63-89, 2012, 978-94-007-1124-2. ⟨10.1007/978-94-007-1125-9_4⟩
Book sections
lirmm-01399454v1
|
|
Side Channel AttacksSecurity Trends for FPGAS
Book sections
lirmm-00809329v1
From Secured to Secure Reconfigurable Systems, Springer, pp.47-72, 2011, 978-94-007-1337-6. ⟨10.1007/978-94-007-1338-3_3⟩ |
|
An Introduction to Multi-Core System on Chip - Trends and ChallengesHübner, Michael; Becker, Jürgen. Multiprocessor System-on-Chip - Hardware Design and Tool Integration, Springer, pp.1-21, 2011, Chapter 1, 978-1-4419-6459-5. ⟨10.1007/978-1-4419-6460-1_1⟩
Book sections
lirmm-00574947v1
|
Current Mask Generation: An Analog Circuit to Thwart DPA AttacksVLSI-SoC: From Systems to Silicon, Springer, pp.317-330, 2007, 978-0-387-73660-0
Book sections
lirmm-00203662v1
|
|
Formal Evaluation of the Robustness of Dual-Rail Logic Against DPA AttacksNadine Azémard, Philippe Maurine, Johan Vounckx. Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, 4148/2006, Springer Berlin / Heidelberg, pp.634-644, 2006, Lecture Notes in Computer Science, 978-3-540-39094-7. ⟨10.1007/11847083_44⟩
Book sections
lirmm-00109844v1
|
|
|
Dynamically Reconfigurable Architectures for Digital Signal Processing ApplicationsSOC Design Methodologies, 90, Kluwer Academic Publishers 2002, pp.63-74, 2002, IFIP — The International Federation for Information Processing, 978-1-4757-6530-4. ⟨10.1007/978-0-387-35597-9_6⟩
Book sections
lirmm-00108929v1
|
|
Implementation of a Wavelet Transform Architecture for Image ProcessingVLSI: Systems on a Chip, 34, Springer US, pp.101-112, 2000, IFIP Advances in Information and Communication Technology, 978-1-4757-1014-4. ⟨10.1007/978-0-387-35498-9_10⟩
Book sections
lirmm-03704293v1
|
Data Processing System with Energy TransferFrance, Patent n° : FR20160053238. 2016
Patents
lirmm-02145436v1
|
|
Architecture de Transport de Données en Anneau comprenant un Réseau de RétropopagationFrance, N° de brevet: FR20020004162. 2002
Patents
lirmm-00268654v1
|
|
Architecture de Calcul Logique comprenant plusieurs Modes de ConfigurationFrance, N° de brevet: FR0204161. 2002
Patents
lirmm-00268653v1
|
Propriété Intellectuelle : La Vérification Système en Question2003, pp.34-43
Other publications
lirmm-00269735v1
|
|
Emerging NVM Technologies in Main Memory for Energy-Efficient HPC: an Empirical Study2019
Preprints, Working Papers, ...
lirmm-02135043v1
|
La Recherche dans les Micro et Nanotechnologies : Du Nanoobjet au Système2003, pp.P nd
Reports
lirmm-00269738v1
|
|
Systèmes Microélectroniques sur Puce : Complexité et Interconnections2003
Reports
lirmm-00269737v1
|
|
Library free integrated circuit design for submicron technologies2002
Reports
lirmm-00259937v1
|
|
Library Free Integrated Circuits for Submicron Technologies[Research Report] Lirmm, University of Montpellier. 2002
Reports
lirmm-00268592v1
|
|
Library Free Integrated Circuit Design for Submicron Technologies2000
Reports
lirmm-00259939v1
|