Alexandre Honorat

Ingénieur de recherche dans l'équipe STEEP.
16
Documents
Affiliations actuelles
  • Laboratoire Jean Kuntzmann (LJK)
  • Sustainability transition, environment, economy and local policy (STEEP)
  • Centre Inria de l'Université Grenoble Alpes

Domaines de recherche

Calcul parallèle, distribué et partagé [cs.DC] Systèmes embarqués Modélisation et simulation Recherche opérationnelle [cs.RO] Ingénierie de l'environnement

Publications

Publications

Deposit thumbnail

Parallel scheduling of task graphs with minimal memory requirements

Pascal Fradet , Alain Girault , Alexandre Honorat

IPDPS 2025 - 39th IEEE International Parallel and Distributed Processing Symposium, Jun 2025, Milano, Italy. pp.1-12

Communication dans un congrès hal-04879748v1
Deposit thumbnail

Sequential Scheduling of Dataflow Graphs for Memory Peak Minimization

Pascal Fradet , Alain Girault , Alexandre Honorat

LCTES 2023 - 24th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems, Jun 2023, Orlando (FL), United States. pp.76-86, ⟨10.1145/3589610.3596280⟩

Communication dans un congrès hal-04163123v1
Deposit thumbnail

Influence of Dataflow Graph Moldable Parameters on Optimization Criteria

Alexandre Honorat , Thomas Bourgoin , Hugo Miomandre , Karol Desnos , Daniel Menard et al.

DASIP 2022 - Workshop on Design and Architectures for Signal and Image Processing, Jun 2022, Budapest, Hungary. pp.83-95, ⟨10.1007/978-3-031-12748-9_7⟩

Communication dans un congrès hal-03752645v1
Deposit thumbnail

A Framework for Fixed Priority Periodic Scheduling Synthesis from Synchronous Data-flow Graphs

Hai Nam Tran , Alexandre Honorat , Shuvra S Bhattacharyya , Jean-Pierre Talpin , Thierry Gautier et al.

SAMOS XXI 2021 - 21st International Conference on embedded computer Systems: Architectures, MOdeling and Simulation, Jul 2021, Virtual, France. pp.1-12

Communication dans un congrès hal-03488217v1
Deposit thumbnail

A Fast Heuristic to Pipeline SDF Graphs

Alexandre Honorat , Karol Desnos , Mickaël Dardaillon , Jean-François Nezan

Embedded Computer Systems: Architectures, Modeling, and Simulation, Jul 2020, Pythagorion, Samos Island, Greece. pp.139-151, ⟨10.1007/978-3-030-60939-9_10⟩

Communication dans un congrès hal-02993338v1
Deposit thumbnail

Scheduling of Synchronous Dataflow Graphs with Partially Periodic Real-Time Constraints

Alexandre Honorat , Karol Desnos , Shuvra S Bhattacharyya , Jean-François Nezan

Real-Time Networks and Systems, Jun 2020, Paris, France. ⟨10.1145/3394810.3394820⟩

Communication dans un congrès hal-02883663v1
Deposit thumbnail

Modeling Nested for Loops with Explicit Parallelism in Synchronous DataFlow Graphs

Alexandre Honorat , Karol Desnos , Maxime Pelcat , Jean-François Nezan

Embedded Computer Systems: Architectures, Modeling, and Simulation, Jul 2019, Pythagorion, Samos Island, Greece. pp.269-280, ⟨10.1007/978-3-030-27562-4_19⟩

Communication dans un congrès hal-02267487v2
Deposit thumbnail

Efficient Contention-Aware Scheduling of SDF Graphs on Shared Multi-bank Memory

Hai Nam Tran , Alexandre Honorat , Jean-Pierre Talpin , Thierry Gautier , Loïc Besnard

ICECCS 2019 - 24th International Conference on Engineering of Complex Computer Systems, Nov 2019, Hong Kong, China. pp.114-123, ⟨10.1109/ICECCS.2019.00020⟩

Communication dans un congrès hal-02193639v2
Deposit thumbnail

ADFG: a scheduling synthesis tool for dataflow graphs in real-time systems

Alexandre Honorat , Hai Nam Tran , Loïc Besnard , Thierry Gautier , Jean-Pierre Talpin et al.

International Conference on Real-Time Networks and Systems , Oct 2017, Grenoble, France. pp.1-10, ⟨10.1145/3139258.3139267⟩

Communication dans un congrès hal-01615142v1
Deposit thumbnail

A Stencil DSEL for Single Code Accelerated Computing with SYCL

Olivier Aumage , Denis Barthou , Alexandre Honorat

SYCL 2016 1st SYCL Programming Workshop during the 21st ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, Mar 2016, Barcelone, Spain

Communication dans un congrès hal-01290099v1
Deposit thumbnail

Graph Transformations for Memory Peak Minimization by Scheduling

Pascal Fradet , Alain Girault , Alexandre Honorat

RR-9554, Inria - Research Centre Grenoble – Rhône-Alpes. 2024, pp.1-42

Rapport (rapport de recherche) hal-04688921v1