Arief Wicaksana
Présentation
Publications
Publications
Hardware Context Switch-based Cryptographic Accelerator for Handling Multiple StreamsACM Transactions on Reconfigurable Technology and Systems (TRETS), 2021, ⟨10.1145/3460941⟩ |
|
|
Hybrid Prototyping Methodology for Rapid System Validation in HW/SW Co-DesignThe Conference on Design and Architectures for Signal and Image Processing 2019 (DASIP 2019), Oct 2019, Montreal, Canada |
Prototyping Dynamic Task Migration on Heterogeneous Reconfigurable Systems28th International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype (RSP 2017), Oct 2017, Seoul, North Korea. pp.16-22 |
|
Prototyping dynamic task migration on heterogeneous reconfigurable systemsInternational Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype, Oct 2017, Seoul, South Korea |
|
Validation automatique d’une méthode de migration des tâches sur la plateforme ZynqJournées Nationales du Réseau Doctoral en Micro-nanoélectronique (JNRD'16), May 2016, Toulouse, France |
|
|
|
Demonstration of a context-switch method for heterogeneous reconfigurable systems2016 26th International Conference on Field Programmable Logic and Applications (FPL), Aug 2016, Lausanne, Switzerland. pp.1 - 1, ⟨10.1109/FPL.2016.7577384⟩ |
|
|
On-board non-regression test of HLS tools targeting FPGA2016 International Symposium On Rapid System Prototyping (RSP 2016), Oct 2016, Pittsburgh, PA, United States. pp.41-47, ⟨10.1145/2990299.2990307⟩ |
Automated Non-Regression Testing for Accelerator Prototyping on FPGAInternational symposium on Rapid System Prototyping (RSP'16), Oct 2016, Pittsbrugh, United States. pp.45-51 |
|
|
|
Fast and reconfigurable packet classification engine in FPGA-based firewall2011 International Conference on Electrical Engineering and Informatics (ICEEI), Jul 2011, Bandung, Indonesia. ⟨10.1109/ICEEI.2011.6021782⟩ |
Cohérence des communications lors de la migration de tâches matériellesISTE. Systèmes multiprocesseurs sur puce 1 - Architectures, ISTE - International Scientific and Technical Encyclopedia, pp.309-343, 2023, ⟨10.51926/ISTE.9021.ch11⟩ |
|
SESAM: A Comprehensive Framework for Cyber–Physical System PrototypingWiley. Multi-Processor System-on-Chip 2: Applications, 1, Wiley, 2021, ⟨10.1002/9781119818410.ch7⟩ |
|
Maintaining Communication Consistency during Task Migrations in Heterogeneous Reconfigurable DevicesMulti-Processor System-on-Chip 1: Architectures, wiley, chichester, uk, pp.255-285, 2021, 978-1-789-45021-7 |
|
|
Portable infrastructure for heterogeneous reconfigurable devices in a cloud-FPGA environmentMicro and nanotechnologies/Microelectronics. Université Grenoble Alpes, 2018. English. ⟨NNT : 2018GREAT088⟩ |