Arief Wicaksana

13
Documents

Présentation

Publications

Publications

Deposit thumbnail

Hybrid Prototyping Methodology for Rapid System Validation in HW/SW Co-Design

Arief Wicaksana , Amir Charif , Caaliph Andriamisaina , Nicolas Ventroux

The Conference on Design and Architectures for Signal and Image Processing 2019 (DASIP 2019), Oct 2019, Montreal, Canada

Communication dans un congrès cea-02494007v1

Prototyping Dynamic Task Migration on Heterogeneous Reconfigurable Systems

Arief Wicaksana , Alban Bourge , Olivier Muller , Arif Sasongko , Frédéric Rousseau

28th International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype (RSP 2017), Oct 2017, Seoul, North Korea. pp.16-22

Communication dans un congrès hal-01744701v1

Prototyping dynamic task migration on heterogeneous reconfigurable systems

Arief Wicaksana , Alban Bourge , Olivier Muller , Arif Sasongko , Frédéric Rousseau

International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype, Oct 2017, Seoul, South Korea

Communication dans un congrès hal-01971312v1

Validation automatique d’une méthode de migration des tâches sur la plateforme Zynq

Olivier Muller , Arif Sasongko , Frédéric Rousseau , Arief Wicaksana

Journées Nationales du Réseau Doctoral en Micro-nanoélectronique (JNRD'16), May 2016, Toulouse, France

Communication dans un congrès hal-01445859v1
Deposit thumbnail

Demonstration of a context-switch method for heterogeneous reconfigurable systems

Arief Wicaksana , Alban Bourge , Olivier Muller , Frédéric Rousseau

2016 26th International Conference on Field Programmable Logic and Applications (FPL), Aug 2016, Lausanne, Switzerland. pp.1 - 1, ⟨10.1109/FPL.2016.7577384⟩

Communication dans un congrès hal-01398560v1
Deposit thumbnail

On-board non-regression test of HLS tools targeting FPGA

Arief Wicaksana , Adrien Prost-Boucle , Olivier Muller , Frédéric Rousseau , Arif Sasongko

2016 International Symposium On Rapid System Prototyping (RSP 2016), Oct 2016, Pittsburgh, PA, United States. pp.41-47, ⟨10.1145/2990299.2990307⟩

Communication dans un congrès hal-01540944v1

Automated Non-Regression Testing for Accelerator Prototyping on FPGA

Arief Wicaksana , Adrien Prost-Boucle , Olivier Muller , Frédéric Rousseau

International symposium on Rapid System Prototyping (RSP'16), Oct 2016, Pittsbrugh, United States. pp.45-51

Communication dans un congrès hal-01523887v1
Deposit thumbnail

Fast and reconfigurable packet classification engine in FPGA-based firewall

Arief Wicaksana , Arif Sasongko

2011 International Conference on Electrical Engineering and Informatics (ICEEI), Jul 2011, Bandung, Indonesia. ⟨10.1109/ICEEI.2011.6021782⟩

Communication dans un congrès hal-01398569v1

Cohérence des communications lors de la migration de tâches matérielles

Arief Wicaksana , Olivier Muller , Arif Sasongko , Frédéric Rousseau

ISTE. Systèmes multiprocesseurs sur puce 1 - Architectures, ISTE - International Scientific and Technical Encyclopedia, pp.309-343, 2023, ⟨10.51926/ISTE.9021.ch11⟩

Chapitre d'ouvrage hal-04131346v1

SESAM: A Comprehensive Framework for Cyber–Physical System Prototyping

Amir Charif , Arief Wicaksana , Salah Eddine Saidi , Tanguy Sassolas , Caaliph Andriamisaina et al.

Wiley. Multi-Processor System-on-Chip 2: Applications, 1, Wiley, 2021, ⟨10.1002/9781119818410.ch7⟩

Chapitre d'ouvrage cea-04553146v1

Maintaining Communication Consistency during Task Migrations in Heterogeneous Reconfigurable Devices

Arief Wicaksana , Olivier Muller , Frédéric Rousseau , Arif Sasongko

Multi-Processor System-on-Chip 1: Architectures, wiley, chichester, uk, pp.255-285, 2021, 978-1-789-45021-7

Chapitre d'ouvrage hal-03194391v1