Access content directly

Mathieu Moreau

40
Documents

Presentation

**Activités pédagogiques** · **Maître de conférences** à **l’IUT d’Aix-Marseille,** département **Génie Electrique et Informatique Industrielle (GEII)**. Enseignements dans les formations : -**DUT GEII** (BAC+1, BAC+2) **: TP** et **TD** de systèmes électroniques (montages AOP, MOSFET, filtrage actif et passif, oscillateur, PLL, modulation d’amplitude, transmission en bande de base et transposée, …) ; **TP** et **TD** d’électricité et énergie (Lois de Kirchhoff, théorèmes des circuits linéaires, circuits électriques en complexes, diagramme de Bode, régimes permanent et transitoire, transformation de Fourier, …) ; **TP** de Systèmes d’Information Numérique (porte logique de base, logique combinatoire et séquentielle, machine d’état, langage VHDL) ; **Tuteur de stage** (suivi de 2 à 4 étudiants). -**Licences Professionnelles** (BAC+3): **Cours, TD** et **TP** de Traitement numérique du signal ; **Projet tuteurés** (Réalisation d’une modulation numérique sur DSP ; étude et mise en œuvre d’un émetteur/récepteur RF) ; **Tuteur de stage** (suivi de 1 à 2 étudiants). **Activités scientifiques** · **Conception** et **Design** de circuits innovants à base de cellules **mémoires non volatiles** émergentes de types **résistives** \[Oxyde Resistive RAM (**OXRRAM**), Conductive Bridge RAM (**CBRAM**)\]. Développement d’**architectures spécifiques** telles que : architectures « **beyond Von Neumann** » type **neuro-inspiré** ; **cellules mémoires distribuées** dans les cœurs de calcul ; **plan mémoire matriciel** ; **intégration** dans les **circuits sur support souple** à base de matériaux polymères · Etude de **transistors organiques** sur **supports souples** à base de **matériaux polymères semiconducteur** par la **modélisation analytique** des caractéristiques statiques et dynamiques pour une implémentation dans des **outils numériques de CAO** afin de concevoir des **blocs électroniques élémentaires** utilisés dans les puces des **tags RFID**. · Développement de **simulateurs numériques** (en langage fortran) et de **modèles compacts** (avec Mathcad) pour évaluer l'impact des **phénomènes physiques** (effets **électrostatiques** et effets **quantiques**) dans les **composants microélectroniques actifs avancés** (capacité MOS, transistor MOSFET en architecture multi-grilles). · Etude de l'influence des **matériaux innovants** tels que les **diélectriques de grille à forte permittivité "high-k"** (HfO2, Al2O3, ...) et les **semiconducteurs à forte mobilitité** (Ge et semiconducteurs III-V) dans les **composants microélectroniques actifs avancés** (capacité MOS, transistor MOSFET en architecture multi-grilles).

Publications

Image document

Experimental Analysis of Oxide-Based RAM Analog Synaptic Behavior

Hassan Aziza , Jeremy Postel-Pellerin , Mathieu Moreau
Electronics, 2022, 12 (1), pp.49. ⟨10.3390/electronics12010049⟩
Journal articles hal-03941057v1
Image document

STATE: A Test Structure for Rapid and Reliable Prediction of Resistive RAM Endurance

H. Aziza , J. Postel-Pellerin , M. Moreau
IEEE Transactions on Device and Materials Reliability, 2022, 22 (4), pp.500-505. ⟨10.1109/TDMR.2022.3213191⟩
Journal articles hal-03941082v1
Image document

Performances and Stability Analysis of a novel 8T1R Non-volatile SRAM (NVSRAM) versus Variability

Hussein Bazzi , Hassen Aziza , Mathieu Moreau , Adnan Harb
Journal of Electronic Testing: : Theory and Applications, 2021, 37 (4), pp.515-532. ⟨10.1007/s10836-021-05965-x⟩
Journal articles hal-03501909v1
Image document

Density Enhancement of RRAMs using a RESET Write Termination for MLC Operation

Hassen Aziza , Said Hamdioui , Moritz Fieback , Mottaqiallah Taouil , Mathieu Moreau
Microelectronics Reliability, 2021, 126, pp.1877-1880. ⟨10.23919/DATE51398.2021.9473967⟩
Journal articles hal-03504284v1
Image document

Multi-Level Control of Resistive RAM (RRAM) Using a Write Termination to Achieve 4 Bits/Cell in High Resistance State

Hassen Aziza , Said Hamdioui , Moritz Fieback , Mottaqiallah Taouil , Mathieu Moreau
Electronics, 2021, 10 (18), pp.#2222. ⟨10.3390/electronics10182222⟩
Journal articles lirmm-03377249v1
Image document

Write Termination circuits for RRAM : A Holistic Approach From Technology to Application Considerations

Alexandre Levisse , Marc Bocquet , Marco Rios , Mouhamad Alayan , Mathieu Moreau
IEEE Access, 2020, pp.109297-109308. ⟨10.1109/ACCESS.2020.3000867⟩
Journal articles hal-02863232v1

An Energy-Efficient Current-Controlled Write and Read Scheme for Resistive RAMs (RRAMs)

Hassen Aziza , M. Moreau , M. Fieback , M. Taouil , S. Hamdioui
IEEE Access, 2020, 8, pp.137263-137274. ⟨10.1109/ACCESS.2020.3011647⟩
Journal articles hal-03504829v1
Image document

Switching Event Detection and Self-Termination Programming Circuit for Energy Efficient ReRAM Memory Arrays

M. Alayan , E. Muhr , A. Levisse , Marc Bocquet , M. Moreau
IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66 (5), pp.748-752. ⟨10.1109/TCSII.2019.2908967⟩
Journal articles hal-02158840v1

Limited size-related variation in behavioral performance among workers of the exceptionally polymorphic ant Pheidole rhea

D. Gordon , Mathieu Moreau , Vincent Fourcassié , J. Traniello
Insectes Sociaux, 2018, 65 (3), pp.431-438. ⟨10.1007/s00040-018-0629-4⟩
Journal articles hal-02123578v1
Image document

Design and Simulation of a 128 kb Embedded Nonvolatile Memory Based on a Hybrid RRAM (HfO$_2$ )/28 nm FDSOI CMOS Technology

Jean-Michel Portal , Marc Bocquet , Santhosh Onkaraiah , Mathieu Moreau , Hassen Aziza
IEEE Transactions on Nanotechnology, 2017, 16, pp.677 - 686. ⟨10.1109/TNANO.2017.2703985⟩
Journal articles hal-01745418v1
Image document

A Built-In Self-Test Structure (BIST) for Resistive RAMs Characterization: Application to Bipolar OxRRAM

Hassen Aziza , Marc Bocquet , Mathieu Moreau , Jean-Michel Portal
Solid-State Electronics, 2015, 103, pp.73 - 78. ⟨10.1016/j.sse.2014.09.005⟩
Journal articles hal-01737300v1

An Overview of Non-Volatile Flip-Flops Based on Emerging Memory Technologies

Jean-Michel Portal , Marc Bocquet , Mathieu Moreau , Hassen Aziza , Damien Deleruyelle
Journal of Electronic Science and Technology, 2014, 12 (2), pp.173 - 181. ⟨10.3969/j.issn.1674-862X.2014.02.007⟩
Journal articles hal-01745646v1

Design and analysis of crossbar architecture based on complementary resistive switching non-volatile memory cells

W. Zhao , M. Portal , W. Kang , Mathieu Moreau , Y. Zhang
Journal of Parallel and Distributed Computing, 2014, 74 (6), pp.2484 - 2496. ⟨10.1016/j.jpdc.2013.08.004⟩
Journal articles hal-01744000v1

Synchronous Non-Volatile Logic Gate Design Based on Resistive Switching Memories

Weisheng Zhao , Mathieu Moreau , Erya Deng , Yue Zhang , Jean-Michel Portal
IEEE Transactions on Circuits and Systems I: Regular Papers, 2014, 61 (2), pp.443 - 454. ⟨10.1109/TCSI.2013.2278332⟩
Journal articles hal-01743999v1

A novel test structure for OxRRAM process variability evaluation

Hassen Aziza , Marc Bocquet , Jean-Michel Portal , Mathieu Moreau , Christophe Muller
Microelectronics Reliability, 2013, 53 (9-11), pp.1208 - 1212. ⟨10.1016/j.microrel.2013.07.012⟩
Journal articles hal-01745650v1

Effects of localized gate stack parasitic charge on current-voltage characteristics of double-gate MOSFETs with high-permittivity dielectrics and Ge-channel

Daniela Munteanu , Mathieu Moreau , Jean-Luc Autran
Journal of Non-Crystalline Solids, 2011, 357 (8-9, SI), pp.1879-1883. ⟨10.1016/j.jnoncrysol.2010.12.046⟩
Journal articles hal-01430098v1

Simulation study of Short-Channel Effects and quantum confinement in double-gate FinFET devices with high-mobility materials

Mathieu Moreau , Daniela Munteanu , Jean-Luc Autran
Microelectronic Engineering, 2011, 88 (4), pp.366-369. ⟨10.1016/j.mee.2010.08.026⟩
Journal articles hal-01430097v1
Image document

A Compact Model for the Ballistic Subthreshold Current in Ultra-Thin Independent Double-Gate MOSFETs

Daniela Munteanu , Mathieu Moreau , Jean-Luc Autran
Molecular Simulation, 2009, 35 (06), pp.491-497. ⟨10.1080/08927020902801548⟩
Journal articles hal-00515080v1
Image document

Quantum Simulation of C-V and I-V Characteristics in Ge and III-V Materials/High-κ MOS Devices

Mathieu Moreau , Daniela Munteanu , Jean-Luc Autran , Florence Bellenger , Jérome Mitard
MRS Online Proceedings Library, 2009, 1194, pp.1194-A02-02. ⟨10.1557/PROC-1194-A02-02⟩
Journal articles hal-01745840v1

Investigation of capacitance-voltage characteristics in Ge/high-kappa MOS devices

Mathieu Moreau , Daniela Munteanu , Jean-Luc Autran , F. Bellenger , J. Mitard
Journal of Non-Crystalline Solids, 2009, 355 (18-21), pp.1171-1175. ⟨10.1016/j.jnoncrysol.2009.01.056⟩
Journal articles hal-01430114v1

Electron transport through high-kappa dielectric barriers: A non-equilibrium Green's function (NEGF) study

Daniela Munteanu , Jean-Luc Autran , Mathieu Moreau , M. Houssa
Journal of Non-Crystalline Solids, 2009, 355 (18-21), pp.1180-1184. ⟨10.1016/j.jnoncrysol.2009.03.006⟩
Journal articles hal-01430113v1

Simulation of Gate Tunneling Current in Metal-Insulator-Metal Capacitor with Multi layer High-kappa Dielectric Stack Using the Non-equilibrium Green's Function Formalism

Mathieu Moreau , Daniela Munteanu , Jean-Luc Autran
Japanese Journal of Applied Physics, 2009, 48 (11), ⟨10.1143/JJAP.48.111409⟩
Journal articles hal-01430110v1
Image document

Simulation Analysis of Quantum Confinement and Short-Channel Effects in Independent Double-Gate Metal–Oxide–Semiconductor Field-Effect Transistors

Mathieu Moreau , Daniela Munteanu , Jean-Luc Autran
Japanese Journal of Applied Physics, 2008, 47 (9), pp.7013 - 7018. ⟨10.1143/JJAP.47.7013⟩
Journal articles hal-01745615v1
Image document

An Augmented OxRAM Synapse for Spiking Neural Network (SNN) Circuits

Hassen Aziza , H. Bazzi , J. Postel-Pellerin , P. Canet , M. Moreau
2019 14th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS), Apr 2019, Mykonos, France. ⟨10.1109/DTIS.2019.8735057⟩
Conference papers hal-02306907v1

A Capacitor-Less CMOS Neuron Circuit for Neuromemristive Networks

Hassen Aziza , Mathieu Moreau , Jean-Michel Portal , Arnaud Virazel , Patrick Girard
NEWCAS 2019 - 17th IEEE International Conference on Electronics Circuits and Systems, Jun 2019, Munich, Germany. ⟨10.1109/NEWCAS44328.2019.8961278⟩
Conference papers lirmm-02395325v1

High density emerging resistive memories: What are the limits?

A. Levisse , B. Giraud , J.P. Noel , M. Moreau , Jean-Michel Portal
2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS), Feb 2017, Bariloche, Argentina. ⟨10.1109/LASCAS.2017.7948104⟩
Conference papers hal-01788136v1

ReRAM ON/OFF resistance ratio degradation due to line resistance combined with device variability in 28nm FDSOI technology

Hassen Aziza , P. Canet , J. Postel-Pellerin , Mathieu Moreau , Jean-Michel Portal
2017 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS), Apr 2017, Athens, Greece. ⟨10.1109/ULIS.2017.7962594⟩
Conference papers hal-01745666v1
Image document

Architecture, design and technology guidelines for crosspoint memories

Alexandre Levisse , P. Royer , Bastien Giraud , J.P. Nöel , Mathieu Moreau
2017 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), Jul 2017, Newport, United States. pp.677 - 686, ⟨10.1109/NANOARCH.2017.8053733⟩
Conference papers hal-01788148v1

Multilevel Operation in Oxide Based Resistive RAM with SET voltage modulation

Hassen Aziza , H. Ayari , S. Onkaraiah , Mathieu Moreau , Jean-Michel Portal
2016 11TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), Apr 2016, Istanbul, Turkey. pp.1-5, ⟨10.1109/DTIS.2016.7483892⟩
Conference papers hal-01434981v1

Capacitor based SneakPath compensation circuit for transistor-less ReRAM architectures

Alexandre Levisse , Bastien Giraud , Jean-Philippe Noel , Mathieu Moreau , Jean-Michel Portal
Proceedings of the 2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), Jul 2016, Beijing, China. pp.7-12, ⟨10.1145/2950067.2950073⟩
Conference papers hal-01435118v1
Image document

SneakPath compensation circuit for programming and read operations in RRAM-based CrossPoint architectures

Alexandre Levisse , Bastien Giraud , Jean-Philippe Noel , Mathieu Moreau , Jean-Michel Portal
2015 15th Non-Volatile Memory Technology Symposium (NVMTS), Oct 2015, Beijing, China. ⟨10.1109/NVMTS.2015.7457426⟩
Conference papers hal-01745689v1
Image document

Oxide based resistive RAM: ON/OFF resistance analysis versus circuit variability

Hassen Aziza , Haytem Ayari , Santhosh Onkaraiah , Jean-Michel Portal , Mathieu Moreau
2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), Oct 2014, Amsterdam, Netherlands. ⟨10.1109/DFT.2014.6962107⟩
Conference papers hal-01745718v1
Image document

Analytical study of complementary memristive synchronous logic gates

Jean-Michel Portal , M. Moreau , Marc Bocquet , Hassen Aziza , D. Deleruyelle
2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), Jul 2013, Brooklyn, France. ⟨10.1109/NanoArch.2013.6623047⟩
Conference papers hal-01827052v1

Single-ended sense amplifier robustness evaluation for OxRRAM technology

Hassen Aziza , Marc Bocquet , Mathieu Moreau , Jean-Michel Portal
2013 IEEE Design and Test Symposium (IDT), Dec 2013, Marrakesh, Morocco. ⟨10.1109/IDT.2013.6727097⟩
Conference papers hal-01745737v1
Image document

A Built-In Self-Test Structure (BIST) for Resistive RAMs Characterization: Application to Bipolar OxRRAMs

Hassen Aziza , Marc Bocquet , Mathieu Moreau , Jean-Michel Portal
International Semiconductor Device Research Symposium, Dec 2013, Bethesda, United States
Conference papers hal-01745729v1
Image document

Analytical study of complementary memristive synchronous logic gates

Jean-Michel Portal , Mathieu Moreau , Marc Bocquet , Hassen Aziza , Damien Deleruyelle
2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), Jul 2013, Brooklyn, United States. ⟨10.1109/NanoArch.2013.6623047⟩
Conference papers hal-01745759v1
Image document

Synchronous Full-Adder based on Complementary Resistive Switching Memory Cells

Y Zhang , Erya y Deng , Jacques-Olivier O Klein , Damien Querlioz , Dafiné Ravelosona
11th International New Circuits and Systems Conference (NEWCAS), Jun 2013, Paris, France. ⟨10.1109/NEWCAS.2013.6573578⟩
Conference papers hal-01840795v1

Compact Model of the Ballistic Subthreshold Current in Independent Double-Gate MOSFETs

Daniela Munteanu , M. Moreau , Jean-Luc Autran
NSTI NANOTECH 2008, VOL 3, TECHNICAL PROCEEDINGS: MICROSYSTEMS, PHOTONICS, SENSORS, FLUIDICS, MODELING, AND SIMULATION, 2008, Unknown, Unknown Region. pp.877+
Conference papers hal-01759433v1
Image document

3D Simulation Analysis of Bipolar Amplification in Planar Double-Gate and FinFET with Independent Gates

Daniela Munteanu , Jean-Luc Autran , Mathieu Moreau
Conference on Radiation Effects on Components and Systems (RADECS), Sep 2008, Jyväskylä, Finland. pp.280-283, ⟨10.1109/RADECS.2008.5782727⟩
Conference papers hal-01841105v1
Image document

Modélisation et simulation numérique des nano-transistors multi-grilles à matériaux innovants

Mathieu Moreau
Micro et nanotechnologies/Microélectronique. Université de Provence - Aix-Marseille I, 2010. Français. ⟨NNT : ⟩
Theses tel-00566288v2