Yves BERVILLER

44
Documents
Affiliation actuelle
  • Institut Jean Lamour (IJL)

Domaines de recherche

Electronique

Publications

Publications

Image document

Road User Position and Speed Estimation via Deep Learning from Calibrated Fisheye Videos

Yves Berviller , Masoomeh Shireen Ansarnia , Etienne Tisserand , Patrick Schweitzer , Alain Tremeau
Sensors, 2023, 23 (5), pp.2637. ⟨10.3390/s23052637⟩
Article dans une revue hal-04057237 v1
Image document

Contextual Detection of Pedestrians and Vehicles in Orthophotography by Fusion of Deep Learning Algorithms

Masoomeh Shireen Ansarnia , Etienne Tisserand , Patrick Schweitzer , Mohamed Amine Zidane , Yves Berviller
Sensors, 2022, 22 (4), pp.1381. ⟨10.3390/s22041381⟩
Article dans une revue hal-03919940 v2
Image document

Design and Implementation of a Digital Dual Orthogonal Outputs Chaotic Oscillator

Yves Berviller , Etienne Tisserand , Philippe Poure , Hassan Rabah
Electronics, 2020, 9 (2), pp.264. ⟨10.3390/electronics9020264⟩
Article dans une revue hal-03924044 v2
Image document

Magnetic Detector Using an Original GMR Conditioning and a Recursive Estimation of the Algebraic Derivative

Etienne Tisserand , Yves Berviller , Benjamin Vidales
IEEE Sensors Letters, 2018, 2 (4), pp.1-4. ⟨10.1109/LSENS.2018.2875265⟩
Article dans une revue hal-02079450 v1
Image document

Caractérisation d'une IP VHDL de réseau sur puce en SystemC

S Jovanovic , Y. Berviller , Serge Weber
Journal sur l'enseignement des sciences et technologies de l'information et des systèmes, 2017, JPCNFM 2016 – 14e journées pédagogiques du CNFM (Coordination nationale pour la formation en micro-électronique et en nanotechnologies), 16, pp.1019. ⟨10.1051/j3ea/20171019⟩
Article dans une revue hal-02337863 v1

Memristive behaviour of high-impedance faults

Etienne Tisserand , Yves Berviller , Jean-Baptiste Humbert
Electronics Letters, 2016, 52 (4), pp.300 - 302. ⟨10.1049/el.2015.3738⟩
Article dans une revue hal-01397368 v1
Image document

Design and implementation of a new digital automatic gain control

Etienne Tisserand , Yves Berviller
Electronics Letters, 2016, 52 (22), pp.1847 - 1849. ⟨10.1049/el.2016.1398⟩
Article dans une revue hal-01397371 v1
Image document

Series arcing detection by algebraic derivative of the current

Etienne Tisserand , Jinmi Lezama , Patrick Schweitzer , Yves Berviller
Electric Power Systems Research, 2015, 119, pp.91 - 99. ⟨10.1016/j.epsr.2014.09.011⟩
Article dans une revue hal-01397359 v1

Original structure for Walsh–Hadamard transform on sliding window

Etienne Tisserand , Yves Berviller
Electronics Letters, 2015, 51 (23), pp.1850 - 1852. ⟨10.1049/el.2015.1246⟩
Article dans une revue hal-01397356 v1
Image document

Medical image denoising on field programmable gate array using finite Radon transform

A. Ahmad , A. Amira , H. Rabah , Y. Berviller
IET Signal Processing, 2012, 6 (9), pp.862-870. ⟨10.1049/iet-spr.2011.0392⟩
Article dans une revue hal-03983274 v1

An Embedded and Programmable System Based FPGA for Real Time MPEG Stream Buffer Analysis

C. Tanougast , M. Janiaut , Y. Berviller , H. Rabah , S. Weber et al.
IEEE Transactions on Circuits and Systems for Video Technology, 2009, 19 (2), pp.237-249. ⟨10.1109/TCSVT.2008.2009254⟩
Article dans une revue hal-02337991 v1

An Embedded and Programmable System Based FPGA for Real Time MPEG Stream Buffer Analysis

Camel Tanougast , M. Janiaut , Y. Berviller , Hassan Rabah , Serge Weber et al.
IEEE Transactions on Circuits and Systems for Video Technology, 2008, 19 (2), pp.237-249. ⟨10.1109/TCSVT.2008.2009254⟩
Article dans une revue hal-03983477 v1

Adaptive ADPLL architecture for MPEG system clock related measurements in variable rate environment

H. Rabah , C. Mannino , Y. Berviller , C. Tanougast , S. Weber
Sensors and Actuators A: Physical , 2008, 147 (2), pp.633-640. ⟨10.1016/j.sna.2008.06.013⟩
Article dans une revue istex hal-03983479 v1

A new ADPLL architecture dedicated to program clock references synchronization

C. Mannino , H. Rabah , S. Weber , C. Tanougast , Y. Berviller et al.
International Journal of Electronics, 2006, 93 (12), pp.843-861. ⟨10.1080/00207210600900423⟩
Article dans une revue hal-03938690 v1

Optimized FPGA implementation of a multi program PCR related measurements system in DVB-T: architecture exploration

C. Mannino , H. Rabah , S. Weber , C. Tanougast , Y. Berviller et al.
International Journal of Electronics, 2006, 93 (6), pp.373-383. ⟨10.1080/00207210600628230⟩
Article dans une revue hal-03983637 v1

A new ADPLL architecture dedicated to program clock references synchronization

C. Mannino , H. Rabah , S. Weber , C. Tanougast , Y. Berviller et al.
International Journal of Electronics, 2006, 93 (12), pp.843-861. ⟨10.1080/00207210600900423⟩
Article dans une revue hal-03983636 v1

Temporal partitionning tool for the design of reconfigurable embedded signal processing systems

Yves Berviller , Camel Tanougast , Serge Weber , Philippe Brunet , Hassan Rabah
Traitement du Signal, 2005, 22 (6), pp.613-629
Article dans une revue hal-03983690 v1

Temporal partitioning methodology optimizing FPGA resources for dynamically reconfigurable embedded real-time system

C. Tanougast , Y. Berviller , P. Brunet , S. Weber , H. Rabah
Microprocessors and Microsystems: Embedded Hardware Design , 2003, 27 (3), pp.115-130. ⟨10.1016/S0141-9331(02)00102-3⟩
Article dans une revue istex hal-03983762 v1

A Partitioning Methodology That Optimises the Area on Reconfigurable Real-Time Embedded Systems

Camel Tanougast , Yves Berviller , Serge Weber , Philippe Brunet
EURASIP Journal on Advances in Signal Processing, 2003, 2003 (6), pp.743410. ⟨10.1155/S1110865703212051⟩
Article dans une revue hal-03938617 v1

Temporal partitioning methodology optimizing FPGA resources for dynamically reconfigurable embedded real-time system

C. Tanougast , Y. Berviller , P. Brunet , Serge Weber , Hassan Rabah
Microprocessors and Microsystems: Embedded Hardware Design , 2003, 27 (3), pp.115-130. ⟨10.1016/S0141-9331(02)00102-3⟩
Article dans une revue istex hal-02337831 v1
Image document

An algorithm for the detection of DC series-arc faults using a Convolution Neural Network

Patrick Schweitzer , Ruobo Chu , Yueyang Jiang , Christophe Bonnet , Yves Berviller et al.
2022 IEEE 67th Holm Conference on Electrical Contacts (HLM 2022), Oct 2022, Tampa, FL, United States. ⟨10.1109/HLM54538.2022.9969784⟩
Communication dans un congrès hal-04140571 v1

Hardware partitioning software for dynamically reconfigurable SoC design

P. Brunet , C. Tanougast , Y. Berviller , Serge Weber
the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, Jan 2008, Calgary, Canada. pp.106-111, ⟨10.1109/IWSOC.2003.1213016⟩
Communication dans un congrès hal-03938675 v1
Image document

FPGA-based SoC for transcoding H264/AVC-SVC with low latency and high bitrate entropy coding

Michael Guarisco , Hassan Rabah , Yves Berviller , Serge Weber , S. Belkouch
2009 IEEE International SOC Conference (SOCC 2009), Sep 2009, Belfast, United Kingdom. pp.423-426, ⟨10.1109/SOCCON.2009.5398004⟩
Communication dans un congrès hal-03983465 v1

Systemc model of a MPEG-2 DVB-T bit-rate measurement architecture for FPGA implementation

C. Tanougast , Y. Berviller , C. Mannino , Hassan Rabah , M. Janiaut et al.
Proceedings. 15th IEEE International Workshop on Rapid System Prototyping, 2004., Jun 2013, Geneva, Italy. pp.157-163, ⟨10.1109/IWRSP.2004.1311111⟩
Communication dans un congrès hal-03938768 v1

An efficient VLSI implementation of H.264/AVC intra-frame transcoder

Michael Guarisco , Eric Dabellani , Nicolas Marques , Hassan Rabah , Yves Berviller et al.
2011 18th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2011), Dec 2011, Beirut, Lebanon. pp.1-4, ⟨10.1109/ICECS.2011.6122199⟩
Communication dans un congrès hal-03938764 v1

Efficient implementation of a 3-D medical imaging compression system using CAVLC

A. Ahmad , A. Amira , M. Guarisco , H. Rabah , Y. Berviller
2010 17th IEEE International Conference on Image Processing (ICIP 2010), Sep 2010, Hong Kong, China. pp.3773-3776, ⟨10.1109/ICIP.2010.5653472⟩
Communication dans un congrès hal-03983315 v1

TOSCANE : TOwards SCalable Audiovisual Communication Networks

O. Salem , L. Carminati , A. Senoussaoui , E. Renan , A.S. Bacquet et al.
IEEE Global Information Infrastructure Symposium, GIIS 2009, 2009, Tunisia. pp.1-6, ⟨10.1109/GIIS.2009.5307043⟩
Communication dans un congrès hal-00474153 v1

Transrating by frequencies selectivity for H.264/AVC intra pictures

Christophe Deknudt , Patrick Corlay , A.S. Bacquet , François-Xavier Coudoux , M. Guarisco et al.
2009 IEEE International Symposium on Broadband Multimedia Systems and Broadcasting (BMSB), May 2009, Bilbao, Spain. pp.1-7, ⟨10.1109/ISBMSB.2009.5133730⟩
Communication dans un congrès hal-03983468 v1

Transrating by frequencies selectivity for H.264/AVC intra pictures

Christophe Deknudt , Patrick Corlay , A.S. Bacquet , François-Xavier Coudoux , M. Guarisco et al.
IEEE International Symposium on Broadband Multimedia Systems and Braodcasting, BMSB 2009, 2009, Spain. pp.59-64, ⟨10.1109/ISBMSB.2009.5133730⟩
Communication dans un congrès hal-00474152 v1

TOSCANE: TOwards SCalable audiovisual communication networks

O. Salem , L. Carminati , A. Senoussaoui , E. Renan , A-S. Bacquet et al.
2009 Global Information Infrastructure Symposium (GIIS), Jun 2009, Hammemet, Tunisia. pp.1-6, ⟨10.1109/GIIS.2009.5307043⟩
Communication dans un congrès hal-03983467 v1

TOSCANE - optimised transmission of scalable video in terms of source/channel coding

L. Carminati , A.S. Bacquet , Christophe Deknudt , Patrick Corlay , M Gharbi et al.
International Broadcasting Conference, IBC 2009, 2009, Amsterdam, Netherlands
Communication dans un congrès hal-00575453 v1

A Design Methodology for Power Electronics Digital Control based on an FPGA in the Loop Prototyping

S. Karimi , Philippe Poure , Y. Berviller , S. Saadate
2007 14th IEEE International Conference on Electronics, Circuits and Systems (ICECS '07), Dec 2007, Marrakech, Morocco. pp.701-704, ⟨10.1109/ICECS.2007.4511088⟩
Communication dans un congrès hal-03565818 v1

Comparison of various strategies of implementation of the algorithm of encryption AES on FPGA

Oscar Perez , Yves Berviller , Camel Tanougast , Serge Weber
2006 IEEE International Symposium on Industrial Electronics, Jul 2006, Montreal, Canada. pp.3276-3280, ⟨10.1109/ISIE.2006.296142⟩
Communication dans un congrès hal-03938667 v1

Implementation materielle d'un decodeur conceptuel pour l'analyse video MPEG-2 temps reel

M. Janiaut , C. Tanougast , H. Rabah , Y. Berviller , C. Mannino et al.
Canadian Conference on Electrical and Computer Engineering, 2005., May 2005, Saskatoon, Canada. pp.1743-1746, ⟨10.1109/CCECE.2005.1557320⟩
Communication dans un congrès hal-03983649 v1

Configurable hardware implementation of a conceptual decoder for a real-time MPEG-2 analysis

M. Janiaut , C. Tanougast , Hassan Rabah , Y. Berviller , C. Mannino et al.
International Conference on Field Programmable Logic and Applications, 2005., Aug 2005, Tampere, Finland. pp.386-390, ⟨10.1109/FPL.2005.1515752⟩
Communication dans un congrès hal-03983646 v1

Proof-based design of a microelectronic architecture for MPEG-2 bit-rate measurement

Dominique Cansell , Camel Tanougast , Yves Berviller , Dominique Méry , Cyril Proch et al.
Forum on specification and Design Languages - FDL'03, 2003, Frankfurt, Germany, France. 12 p
Communication dans un congrès inria-00099834 v1

FPGA Implementation of a Novel All Digital PLL Architecture for PCR Related Measurements in DVB-T

Christian Mannino , Hassan Rabah , Camel Tanougast , Yves Berviller , Michael Janiaut et al.
Field Programmable Logic and Application, 3203, Springer Berlin Heidelberg, pp.1027-1031, 2004, Lecture Notes in Computer Science, 978-3-540-22989-6. ⟨10.1007/978-3-540-30117-2_120⟩
Chapitre d'ouvrage istex hal-03983755 v1